530NC1128M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530NC1128M00DG

530NC1128M00DG: DescriptionLVDS Output Clock Oscillator, 1128MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC1128M00DG Overview

LVDS Output Clock Oscillator, 1128MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC1128M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1128 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Isolated digital output circuit b

Circuit diagram of wireless remote control device for bedroom appliances

Tracking integrated regulated power supply circuit

Pulse dialing infrared seven-way remote control power switch circuit

845E computer motherboard circuit diagram_22

875p computer motherboard circuit diagram_072

Looking for STM32 SPI2 and SPI3 master-slave communication settings: I searched for several solutions online and tried them all, but they still don't work. Is it okay to set both SPI pins to output after push, and only set the master and slave in the SPI settings to be...; kaka009 stm32/stm8

C language discussion thread: The development of DSP2812 is inevitably related to C language. For the dsp2812 board, C is the main language, and some structures of C++ are also referred to, and there are grammatical features that ...; gaoxiao Microcontroller MCU

Fujitsu FRAM Experience Submission: Fujitsu FRAM and Arduino Uno Fujitsu FRAM is MB85RC128, Arduino Uno is selected as I2C master. MB85RC128 pin 8 connects to 3.3v pin 4 connects to ground pin 6 connects to I2C SCL pin 5 connects to I2C...; huangwarrenus Integrated technical exchanges

Little Luohan has a meeting: I picked it last night, it looks delicious. Let's study it together and see if eating it can make you immortal:P...; johnrey Talking

Why does lut1lut's "STR71x UART IAP" need to be copied manually again?: In lut1lut's "How to use STR71x UART for IAP Supplementary Instructions Version 1.0", if the user program wants to use interrupts, the exception vector table, startup code and interrupt handling funct...; ltfss stm32/stm8

Decimal to hexadecimal conversion problem: Problem description: Now there is an integer number, say 123, I want to convert it into an eight-bit hexadecimal number and send it to port P0, how should I write the program? Now there is a problem w...; wanghlady MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components