EEWORLDEEWORLDEEWORLD

Part Number

Search

VEM57T33-155.52-1/-10+60

Description
HCMOS Output Clock Oscillator, 155.52MHz Nom, ROHS COMPLIANT, MINIATURE, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size179KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

VEM57T33-155.52-1/-10+60 Overview

HCMOS Output Clock Oscillator, 155.52MHz Nom, ROHS COMPLIANT, MINIATURE, SMD, 4 PIN

VEM57T33-155.52-1/-10+60 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Ageing1 PPM/FIRST YEAR
Maximum control voltage2.5 V
Minimum control voltage0.5 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability1%
Manufacturer's serial numberVEM57T
Installation featuresSURFACE MOUNT
Nominal operating frequency155.52 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
Oscillator typeHCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 2.5mm
longest rise time10 ns
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
Base Number Matches1
EURO
QUARTZ
Miniature SMD package 7 x 5mm
Wide frequency range: 2.5MHz to 170MHz
Close tolerance stabilities from ±0.5ppm over 0° to +50°C
±1ppm over -40 to +85°C available
EFC tuning ±5ppm to ±12ppm
Supply voltage 2.8 Volts to 5.0 Volts
DESCRIPTION
VEM57T series VCTCXOs are packaged in the industry-standard
7x5mm package. Close tolerances are available from ±0.5ppm over
0° to 50°C or ±1ppm over -40° to +85°C. The output is controllable
by EFC enabling output control of ±5ppm to ±12ppm. The parts have
a 0.01uF decoupling capacitor built-in.
SPECIFICATION
Product Series Code:
Frequency Range:
Output Waveform:
Initial Calibration Tolerance:
Standard Frequencies:
VEM57T
2.5MHz to 170.0MHz
Square wave HCMOS
±3ppm at 25°C
10.0, 12.80, 13.0, 14.40,
16.0, 16.3840, 19.200,
19.440, 19.680, 20.0, 38.880,
77.760 and 155.52MHz
(Partial list)
See table
±1.0 ppm max. first year
±0.3 ppm max. ±5% change
±0.3 ppm max. ±10% change
±1ppm max. for one reflow
(Measured after 24 hours)
+2.8 VDC (Code ‘28’)
+3.0 VDC (Code ‘3’)
+3.3 VDC (Code ‘33’)
+5.0 VDC (Code ‘5’)
80% Vdd min.
10% Vdd max.
10ns max. (20%~80%)
50%±10% (at 50%Vdd)
10ms max.
30mA max. (Freq. dependent)
±5 to ±12ppm with Vcon =
+1.5V±1.0V. Note: All supply
versions have +1.5V Vcon.
Positive (inc. Vcon = inc. Freq.)
10% max.
15pF
See table
AC block, DC coupled
-50° to +100°C
VEM57T Series TCXO
Voltage Controlled HCMOS 7 x 5 x 2.5mm SMD
VEM57T - OUTLINES AND DIMENSIONS
Operating Temperature Range:
Frequency Stability
vs. Ageing:
vs. Voltage Change:
vs. Load Change:
vs. Reflow:
Supply Voltage:
VEM57T - TEST CIRCUIT
Output Voltage Levels
Logic ‘1’ HIGH:
Logic ‘0’ LOW:
Rise & Fall Times:
Duty Cycle (Symmetry):
Start-up Time:
Current Consumption:
E.F.C. Tuning:
Slope Polarity:
Linearity:
Output Load:
SSB Phase Noise:
Output Format:
Storage Temperature:
PHASE NOISE
Offset
(Hz)
SSB Phase Noise
at 25°C
EM57T
100MHz
(dBc/Hz)
10
100
1k
10k
100k
-72
-110
-125
-132
-125
FREQUENCY STABILITY OVER TEMPERATURE
Frequency Stability (ppm)
0 ~ +50
-10 ~ +60
Temperature
Range (°C)
-20 ~ +70
-30 ~ +75
-40 ~ +85
P
±0.5
P
ASK
x
x
x
±1.0
P
P
P
P
P
±1.5
P
P
P
P
P
±2.0
P
P
P
P
P
±2.5
P
P
P
P
P
VEM57T - PART NUMBERING PROCEDURE
Example:
VEM57T3-19.44-2.5/-30+75
= available, x = not available, ASK = call Technical Sales
= standard specification
Series Description
Supply Voltage
28 = 2.8 VDC
3 = 3.0 VDC
33 = 3.3 VDC
5 = 5.0 VDC
Frequency
Stability over OTR (ppm)
Operating Temperature Range (OTR) (°C)
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk
www.euroquartz.co.uk
Implementation of ARMSD card file system
Implementation of ARMSD card file system...
songbo ARM Technology
[DE0-Nano FPGA] Unboxing
[font=Tahoma, Helvetica, SimSun, sans-serif]I bought a DE0-Nano development board, and the unboxing is as follows[/font] [font=Tahoma, Helvetica, SimSun, sans-serif]Front[/font][font=Tahoma, Helvetica...
suoma FPGA/CPLD
How can I make the system think that "my device" is a "virtual CD"?
My device is a USB flash drive, and I want the system to think it is a CD. I want to install a program, so I want the system to think it is a CD. Which parts of the driver determine whether the device...
jeffleee Embedded System
How should the 100M Ethernet mode of LM3S 8962 be configured?
The IEEE 802.3 standard specifies a set of registers that are used to control and centralize the state of the PHY. These registers are collectively referred to as the MII Management Registers and are ...
wpz1988 Microcontroller MCU
Clock Constraint Problems of DC Integrated Frequency Division Circuit
The main clock is CLKA, which is 64M. Now we need to divide it by 4 and 8 to generate CLKB and CLKC as the clocks of other modules. How should we constrain CLKB and CLKC? create_generated_clock -name ...
eeleader FPGA/CPLD
Please send me your manuscripts, the more the better (Publishing)
If you have any manuscripts, please send them to me. The more the better. (Publishing) Our company is a well-known IT book planning and publishing company in the industry. We have many years of book p...
634749 Recruitment

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 340  1944  2304  344  1104  7  40  47  23  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号