3D3225-50 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3225-50

3D3225-50: DescriptionMONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D3225); Categorylogic logic; File Size125KB，4 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D3225-50 Overview

MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D3225)

3D3225-50 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compli
series	3225
Input frequency maximum value (fmax)	6.67 MHz
JESD-30 code	R-PDIP-T14
length	19.305 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	250 ns
width	7.62 mm

Preview

Download Datasheet

View All

3D3225

MONOLITHIC 5-TAP

FIXED DELAY LINE

(SERIES 3D3225)

FEATURES

•

All-silicon, low-power CMOS technology

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

0.75ns through 3500ns

Delay tolerance:

2% or 0.5ns

Temperature stability:

±2%

typical (-40C to 85C)

Vdd stability:

±1%

typical (3.0V-3.6V)

Minimum input pulse width:

30% of total delay

8-pin Gull-Wing available as drop-in

replacement for hybrid delay lines

GND

PACKAGES

VDD

GND

VDD

3D3225Z-xx SOIC-8

3D3225M-xx DIP-8

3D3225H-xx Gull-Wing

GND

VDD

3D3225-xx

3D3225G-xx

3D3225K-xx

3D3225S-xx SOL-16

DIP-14

Gull-Wing

Unused pins

removed

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3225 5-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 0.75ns through 700ns. The

input is reproduced at the outputs without inversion, shifted in time as

per the user-specified dash number. The 3D3225 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VDD

GND

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+3.3 Volts

Ground

The all-CMOS 3D3225 integrated circuit has been designed as a reliable, economic alternative to hybrid

TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and space saving surface mount

8-pin SOIC and 16-pin SOL packages.

TABLE 1: PART NUMBER SPECIFICATIONS

DASH

NUMBER

-.75

-1

-1.5

-2

-2.5

-4

-5

-10

-20

-50

-100

-200

-700

TOLERANCES

TOTAL

TAP-TAP

DELAY (ns)

3.0

0.5*

0.75

0.4

4.0

0.5*

1.0

0.5

6.0

0.5*

1.5

0.7

8.0

0.5*

2.0

0.8

10.0

0.5*

2.5

1.0

16.0

0.7*

4.0

1.3

25.0

1.0

5.0

1.5

50.0

1.0

10.0

2.0

100.0

2.0

20.0

4.0

250.0

5.0

50.0

500.0

100

1000

200

3500

700

140

Rec’d Max

Frequency

41.7 MHz

37.0 MHz

31.2 MHz

25.0 MHz

22.2 MHz

8.33 MHz

13.3 MHz

6.67 MHz

3.33 MHz

1.33 MHz

0.67 MHz

0.33 MHz

0.10 MHz

INPUT RESTRICTIONS

Absolute Max

Rec’d Min

Frequency

Pulse Width

166.7 MHz

12.0 ns

166.7 MHz

13.5 ns

166.7 MHz

16.0 ns

166.7 MHz

20.0 ns

125.0 MHz

22.5 ns

133.3 MHz

30.0 ns

66.7 MHz

37.5 ns

33.3 MHz

75.0 ns

16.7 MHz

150 ns

6.67 MHz

375 ns

3.33 MHz

750 ns

1.67 MHz

1500 ns

0.48 MHz

5250 ns

Absolute Min

Pulse Width

3.00 ns

4.00 ns

6.00 ns

7.50 ns

15.0 ns

30.0 ns

75.0 ns

150 ns

300 ns

1050 ns

2005

Data Delay Devices

* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns

1.0ns

NOTE: Any dash number between .75 and 700 not shown is also available as standard.

Doc #05003

12/22/05

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Application of TC9142P in PLL control of photocopier imaging motor

Negative voltage output switching regulator circuit diagram

Xinyuan DNQ-3 hand warmer circuit diagram

Battery charge and discharge protector

ZVT soft switching PFC switching regulated power supply circuit

Practical neon light power circuit

【Prize Survey】We need your valuable opinions!: [align=center][size=6][b]Deyisupport User Questionnaire[/b][/size][/align][align=center] [img]static/image/hrline/line6.png[/img] [/align][size=4][b][url=http://www.deyisupport.com/][color=#ff0000]Dey...; EEWORLD社区 TI Technology Forum

What's wrong with writing this?: NTSTATUSDriverEntry(IN PDRIVER_OBJECT pDriObj,IN PUNICODE_STRING pRegPath) {...//Attach Devicestatus = IoAttachDevice(g_DevObj,&DevName,&g_OldDevObj);... }NTSTATUS TdiCreateAddrComplate(IN PDEVICE_OBJ...; allensun006 Embedded System

Do you repair Mitsubishi PLC, Siemens PLC, servo drive boards, etc.?: There are some chip models on Mitsubishi PLC devices, but I don't know the functions. For example, the following models: CG46842-107 CG46842-108 CG46842-125 CG47492-115 CG47492-116 Have you ever come ...; xchem Integrated technical exchanges

Can you guys help me figure out what this program means?: module demux(input clk_108m,input clk_27m,input[7:0] vin_data,output reg[7:0] vout_data_ch0,output reg[7:0] vout_data_ch1,output reg[7:0] vout_data_ch2,output reg[7:0] vout_data_ch3 ); reg[1:0] vin_cn...; 3008202060 FPGA/CPLD

6U VPX signal processing card based on C6678+XC7V690T: 6U VPX signal processing card based on C6678+XC7V690T1. OverviewThis board is based on the standard 6U VPX architecture and is a general high-performance signal processing platform independently devel...; VCC135 FPGA/CPLD

Do you know all the license plates in China?: [b]Beijing (Beijing) [/b] BeijingA, BeijingC, BeijingE, BeijingF, Beijing (urban area), BeijingG Beijing (extraordinary area), BeijingB taxi, BeijingO police [b]Tianjin (Tianjin) [/b] TianjinA, Tianji...; 1ying Automotive Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components