EEWORLDEEWORLDEEWORLD

Part Number

Search

FT7C169-15LMB

Description
Standard SRAM, 4KX4, 15ns, CMOS, CQCC20, 0.290 X 0.430 INCH, CERAMIC, LCC-20
Categorystorage    storage   
File Size727KB,15 Pages
ManufacturerForce Technologies Ltd.
Download Datasheet Parametric View All

FT7C169-15LMB Overview

Standard SRAM, 4KX4, 15ns, CMOS, CQCC20, 0.290 X 0.430 INCH, CERAMIC, LCC-20

FT7C169-15LMB Parametric

Parameter NameAttribute value
Parts packaging codeQLCC
package instructionQCCN,
Contacts20
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time15 ns
JESD-30 codeR-CQCC-N20
length10.92 mm
memory density16384 bit
Memory IC TypeSTANDARD SRAM
memory width4
Number of functions1
Number of terminals20
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize4KX4
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height1.9 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
width7.4295 mm
Base Number Matches1
FT7C168, FT7C169, FT7C170
HIGH SPEED 4K x 4
SRAM
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 12/15/20/25/35ns (Commercial)
– 20/25/35/45/55/70ns (FT7C168 Military)
Low Power Operation (Commercial)
– 715 mW Active
– 193 mW Standby (TTL Input)
FT7C168
– 83 mW Standby (CMOS Input)
FT7C168
Single 5V±10% Power Supply
Fully TTL Compatible, Common I/O Ports
Three Options
FT7C168
Low Power Standby Mode
FT7C169
Fast Chip Select Control
FT7C170
Fast Chip Select, Output Enable
Controls
Standard Pinout (JEDEC Approved)
FT7C168:
20-pin DIP, SOJ, LCC, SOIC,
CERPACK, and Flat Pack
FT7C169:
20-pin DIP and SOIC
FT7C170:
22-pin DIP
DESCRIPTION
The
FT7C168, FT7C169
and
FT7C170
are a family of
16,384-bit ultra high-speed static RAMs organized as 4K
x 4. All three devices have common input/output ports.The
FT7C168
enters the standby mode when the chip enable
(CE) control goes HIGH; with CMOS input levels, power
consumption is only 83mW in this mode. Both the
FT7C169
and the
FT7C170
offer a fast chip select access time that
is only 67% of the address access time. In addition, the
FT7C170
includes an output enable (OE) control to elimi-
nate data bus contention. The RAMs operate from a
single 5V ± 10% tolerance power supply.
Access times as fast as 12 nanoseconds are available,
permitting greatly enhanced system operating speeds.
CMOS is used to reduce power consumption to a low 715
mW active, 193 mW standby.
The
FT7C168
and
FT7C169
are available in 20-pin (FT7C170
in 22-pin) 300 mil DIP packages providing excellent
board level densities. The
FT7C168
is also available in 20-
pin 300 mil SOIC, SOJ, CERPACK, and Flat Pack
packages.
The
FT7C169
is also available in a 20-pin 300 mil SOIC
package.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
Only FT7C168
FT7C168
FT7C169
DIP (P2, C6, D2)
DIP (P2)
SOIC (S2)
SOIC (S2)
SOJ (J2)
CERPACK (F2)
SOLDER SEAL FLAT PACK (FS-2)
FT7C170
DIP (P3)d
CE Used On FT7C168 Also For Power Down Functions
CE Used On FT7C169 Fast Chip Select
OE Output Enable Function On FT7C170
1
Revised October 2006
Ringing phenomenon and solution suggestions
[table=98%] [tr][td] [align=center][font=宋体][size=15pt]Ringing phenomenon and solution suggestions[/size][/font][/align][align=left]Since any transmission line inevitably has lead resistance, lead ind...
雨后的梧桐 Power technology
I have a LPV821 chip in my hand, and the teacher asked me to compare the package size
Um, I don’t know what the teacher means. . . . The pads are already drawn, so what can we compare with the actual chip? . . . If we need to compare, how should we compare? Thank you for the comments. ...
asyua TI Technology Forum
I am designing a signal generator. How can I make the output waveform amplitude (-10 to +10)? What components are needed?
Design a signal generator. How to make the output waveform amplitude (-10 to +10)? What components do I need? Please help me, I need it urgently!...
mynamezj Embedded System
Classic - FPGA Hardware Semantics
Classic - FPGA Hardware Semantics...
呱呱 FPGA/CPLD
G2Launchpad hardware IIC debugging problem! Two days, stuck in a loop
I recently debugged the BH1750 light intensity module using the analog IIC method on the G2553 Launchpad, and now I want to debug it using the hardware IIC query method. For the sake of clarity, I onl...
hkhkdyx Microcontroller MCU
Please help, there is always a problem with the compilation, I don't know what is going on
[color=#000][font=Arial, SimSun]Error: Quartus II software currently does not support the generation of timing analysis netlists for Cyclone IV E device family[/font][/color] [color=#000][font=Arial, ...
flying~ FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2244  633  1568  911  455  46  13  32  19  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号