56F827
Data Sheet
Preliminary Technical Data
56F800
16-bit Digital Signal Controllers
DSP56F827
Rev. 12
01/2007
freescale.com
56F827 General Description
•
•
•
•
•
•
•
•
•
•
Up to 40 MIPS at 80MHz core frequency
DSP and MCU functionality in a unified,
C-efficient architecture
Hardware DO and REP loops
64K
×
16-bit words (128KB) Program Flash
1K
×
16-bit words (2KB) Program RAM
4K
×
16-bit words (8KB) Data Flash
4K
×
16-bit words (8KB) Data RAM
Up to 64K
×
16-bit words (128KB) external memory
expansion each for Program and Data memory
JTAG/OnCE™ for debugging
General Purpose Quad Timer
•
•
•
•
•
•
•
•
•
MCU-friendly instruction set supports both DSP and
controller functions: MAC, bit manipulation unit, 14
addressing modes
8-channel Programmable Chip Select
10-channel, 12-bit ADC
Synchronous Serial Interface (SSI)
Serial Port Interface (SPI)
Serial Communications Interface (SCI)
Time-of-Day (TOD) Timer
128-pin LQFP Package
16-dedicated and 48 shared GPIO
EXTBOOT
RESET
DEBUG
IRQB
V
DDIO
V
SSIO
6
JTAG/
OnCE
Port
5
5
V
DD
3
4
V
SS
V
DDA
2
V
SSA
2
IRQA
inputs
10
V
REFP
, V
REFMID
,
V
REFIN
3
V
REFLO
V
REFHI
Program and Boot
Memory
64512 x 16 Flash
1024 x 16 SRAM
ADC
Interrupt
Controller
Low Voltage Supervisor
Analog Reg
Program Controller
and Hardware
Looping Unit
PAB
PDB
Address
Generation
Unit
Data ALU
Bit
16 x 16 + 36
→
36-Bit MAC Manipulation
Three 16-bit Input Registers
Unit
Two 36-bit Accumulators
4
VPP
Quad Timer A/
or GPIO
16-Bit
56800
Core
PLL
CLKO
2
6
SCI 2 or
GPIO
SSI 0 or
GPI0
SCI 0 &1 or
SPI 0
SPI 1 or
GPIO
Programmable
Chip Select
Dedicated
GPIO
Data Memory
4096 x 16 Flash
4096 x 16 SRAM
XDB2
CGDB
XAB1
XAB2
INTERRUPT
CONTROLS
16
COP
RESET
MODULE
CONTROLS
ADDRESS
BUS [8:0]
DATA
BUS [15:0]
Clock
Gen
IPBB
CONTROLS
16
XTAL
EXTAL
4
COP/
Watchdog
4
PCS [2:7}
6
16
Application-
Specific
Memory &
Peripherals
TOD
Timer
IPBus Bridge
(IPBB)
External
Bus
Interface
Unit
External
Address Bus
Switch
16
A[00:15]
or
GPIOA16[00:16]
External
Data Bus
Switch
16
D[00:15]
or
GPIOG16[00:16]
PS or PCS[0]
DS or PCS[1]
WR
RD
Bus
Control
56F827 Block Diagram
56F827 Technical Data, Rev. 12
Freescale Semiconductor
3
Part 1 Overview
1.1 56F827 Features
1.1.1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Processing Core
Efficient 16-bit 56800 family processor engine with dual Harvard architecture
As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
Single-cycle 16
×
16-bit parallel Multiplier-Accumulator (MAC)
Two 36-bit accumulators including extension bits
16-bit bidirectional shifter
Parallel instruction set with unique processor addressing modes
Hardware DO and REP loops
Three internal address buses and one external address bus
Four internal data buses and one external data bus
Instruction set supports both DSP and controller functions
Controller style addressing modes and instructions for compact code
Efficient C Compiler and local variable support
Software subroutine and interrupt stack with depth limited only by memory
JTAG/OnCE Debug Programming Interface
1.1.2
•
•
Memory
Harvard architecture permits as many as three simultaneous accesses to Program and Data memory
On-chip memory including a low-cost, high-volume Flash solution
— 64K words of Program Flash
— 1K words of Program RAM
— 4K words of Data RAM
— 4K words of Data Flash
•
Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
— As much as 64 K
×
16 Data memory
— As much as 64 K
×
16 Program memory
1.1.3
•
•
•
•
•
Peripheral Circuits for 56F827
One 10 channel, 12-bit, Analog-to-Digital Converter (ADC)
One General Purpose Quad Timer totaling 4 pins
One Serial Peripheral Interface with configurable four-pin port multiplexed with two Serial
Communications Interfaces totalling 4 pins or 4 GPIO pins
Three Serial Communication Interfaces with 2 pins each (or 6 additional GPIO pins)
Two Serial Peripheral Interface with configurable four-pin port (or 4 additional GPIO pins)
56F827 Technical Data, Rev. 12
4
Freescale Semiconductor
56F827 Description
•
•
•
•
•
•
•
•
•
•
One Synchronous Serial Interface with 6 pins (or 6 additional GPIO pins)
One 8-channel Programmable Chip Select
Sixteen dedicated and forty eight multiplexed GPIO pins (64 total)
Computer-Operating Properly (COP) Watchdog timer
Two external interrupt pins
External reset pin for hardware reset
JTAG/On-Chip Emulation (OnCE™) for unobtrusive, processor speed-independent debugging
Software-programmable, Phase Locked Loop-based frequency synthesizer for the core clock
Fabricated in high-density CMOS with 5V-tolerant, TTL-compatible digital inputs
One Time of Day (TOD) Timer
1.1.4
•
•
Power Information
Dual power supply, 3.3V and 2.5V
Wait and Multiple Stop modes available
1.2 56F827 Description
The 56F827 is a member of the 56800 core-based family of controllers. It combines, on a single chip, the
processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to
create an extremely cost-effective solution for general purpose applications. Because of its low cost,
configuration flexibility, and compact program code, the 56F827 is well-suited for many applications.
The 56F827 includes many peripherals that are especially useful for applications such as: noise
suppression, ID tag readers, sonic/subsonic detectors, security access devices, remote metering, sonic
alarms, and telephony.
The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in
parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming
model and optimized instruction set allow straightforward generation of efficient, compact code for both
DSP and MCU applications. The instruction set is also highly efficient for C/C++ Compilers to enable
rapid development of optimized control applications.
The 56F827 supports program execution from either internal or external memories. Two data operands can
be accessed from the on-chip Data RAM per instruction cycle. The 56F827 also provides two external
dedicated interrupt lines, and up to 64 General Purpose Input/Output (GPIO) lines, depending on
peripheral configuration.
The 56F827 controller includes 64K words (16-bit) of Program Flash and 4K words of Data Flash (each
programmable through the JTAG port) with 1K words of Program RAM and 4K words of Data RAM. It
also supports program execution from external memory. The 56800 core is capable of accessing two data
operands from the on-chip Data RAM per instruction cycle.
This controller also provides a full set of standard programmable peripherals that include one 10-input,
12-bit Analog-to-Digital Converters (ADC), one Synchronous Serial Interface (SSI), two Serial Peripheral
Interfaces (SPI), three Serial Communications Interfaces (SCI). (Note: The second SPI is multiplexed with
56F827 Technical Data, Rev. 12
Freescale Semiconductor
5
京公网安备 11010802033920号
EEWORLD
