EEWORLDEEWORLDEEWORLD

Part Number

Search

74V1G126_04

Description
LOGIC GATE|BUFFER|CMOS|TSOP|6PIN|PLASTIC
File Size125KB,10 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Compare View All

74V1G126_04 Overview

LOGIC GATE|BUFFER|CMOS|TSOP|6PIN|PLASTIC

74V1G126
SINGLE BUS BUFFER (3-STATE)
s
s
s
s
s
s
s
s
HIGH SPEED: t
PD
= 3.4ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 1µA(MAX.) at T
A
=25°C
HIGH NOISE IMMUNITY:
V
NIH
= V
NIL
= 28% V
CC
(MIN.)
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 8mA (MIN) at V
CC
= 4.5V
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 5.5V
IMPROVED LATCH-UP IMMUNITY
SOT23-5L
SOT323-5L
ORDER CODES
PACKAGE
SOT23-5L
SOT323-5L
T&R
74V1G126STR
74V1G126CTR
DESCRIPTION
The 74V1G126 is an advanced high-speed CMOS
SINGLE BUS BUFFER fabricated with sub-micron
silicon gate and double-layer metal wiring C
2
MOS
technology.
3-STATE control input 1G has to be set LOW to
place the output into the high impedance state.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2004
1/10

74V1G126_04 Related Products

74V1G126_04 74V1G126
Description LOGIC GATE|BUFFER|CMOS|TSOP|6PIN|PLASTIC LOGIC GATE|BUFFER|CMOS|TSOP|6PIN|PLASTIC

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1465  2799  728  2777  460  30  57  15  56  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号