531RB929M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RB929M000DGR

531RB929M000DGR: DescriptionLVPECL Output Clock Oscillator, 929MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB929M000DGR Overview

LVPECL Output Clock Oscillator, 929MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB929M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	929 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Touch-type delay circuit using digital circuits (3)

MC145436 (universal) infrared remote control receiving circuit (dual tone multi-frequency signal receiving circuit)

Sensor bridge differential voltage input amplifier circuit

Flowmeter excitation signal generator

Hall element energy-saving control circuit

555 practical electronic automatic timer circuit

Wireless chip faster than 5G is born: Even before 5G becomes popular, researchers are already moving toward 6G. The next generation of mobile communications may require Tbps speeds, which far exceeds the theoretical capacity of 10 Gbps un...; ohahaha RF/Wirelessly

What are the functions of these two diodes and which models should be selected?: This circuit converts the three-wire signal of the synchro into a 2V sin and cos signal acceptable to AD2S83. The upper one is the reference voltage input. What is the role of the diode here? Should t...; 我爱一帆 Analog electronics

Error LNK1123 when using platform builder sysgen: Hello everyone, I used platformbuilder to compile the operating system given by the manufacturer and it was successful, but it only had an arm cpu. I added the emulator's cpu and switched to sysgen, b...; yattai Embedded System

Grid automation: a bright future for the rapid development of the power grid: Electric vehicles can power your home with a bidirectional charger. Smart meters can help you lower your water bill. Wireless sensors can detect a faulty transformer before the lights go out. The futu...; alan000345 TI Technology Forum

Can a 5V crystal oscillator be connected in series with a resistor for use with a 3.3V CPLD?: [i=s] This post was last edited by tcxz111 on 2016-12-13 09:36 [/i] The 5V crystal oscillator is used for the CAN controller. Due to timing reasons, it is hoped that the CPLD and the CAN controller ca...; tcxz111 FPGA/CPLD

An even number of NOT gates with a short delay prevents optimization issues: I want to ask, if I write a VHDL program that uses an even number of NOT gates to perform a short delay and then output, what is the statement that can be added to the synthesis constraint comment par...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components