EEWORLDEEWORLDEEWORLD

Part Number

Search

531WB785M000DG

Description
CMOS/TTL Output Clock Oscillator, 785MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WB785M000DG Overview

CMOS/TTL Output Clock Oscillator, 785MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB785M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency785 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
1.5V OTP LCD driver MCU
[align=left][b]Overview[/b][/align][align=left]This device integrates CPU core, RAM, ROM, timer, LCD driver, I/O port, RF converter, ALARM frequency generator. It is suitable for consumer product appl...
1013957666@qq MCU
About aduc841
Has anyone used aduc841? Where can I buy the emulator and development board for this microcontroller? Please send it to my email address rhchit@163.com . Thanks for your help!...
rhchit MCU
Dear experts, how does the PIC32 microcontroller measure voltage?
Dear experts, the microcontroller model I use is: PIC32MX360F512L. I want to use its AD port (AD port is 10 bits) to collect voltage, but the voltage is relatively small, only 0.048V, but I can't coll...
cawyai23 Microchip MCU
TI Electronic Design Competition --- Selection of TI devices commonly used in national competitions
[b][/b] [[i] This post was last edited by qwqwqw2088 on 2013-7-12 16:53[/i]]...
qwqwqw2088 Analogue and Mixed Signal
【Design Tools】virtex5 Chinese Manual
This technical document introduces the Virtex-5 framework including: clock resources, clock management technology, phase-locked loop, block RAM, configurable logic blocks (CLB, select IO resources, se...
GONGHCU FPGA/CPLD
Looking for 16-channel 4*4 buzzer c program
1) The number of input channels of the buzzer is 16; 2) When one party presses a key first during the buzzer-beating, the other keys become invalid; 3) Two seven-segment digital tubes are used to disp...
bg8sck Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2396  206  679  906  2183  49  5  14  19  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号