EEWORLDEEWORLDEEWORLD

Part Number

Search

TSXPC750ADVIP300EE

Description
RISC Microprocessor, 32-Bit, 300MHz, CMOS, 2.54 MM PITCH, PCM, PGA-288
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size210KB,17 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

TSXPC750ADVIP300EE Overview

RISC Microprocessor, 32-Bit, 300MHz, CMOS, 2.54 MM PITCH, PCM, PGA-288

TSXPC750ADVIP300EE Parametric

Parameter NameAttribute value
Parts packaging codePGA
package instruction,
Contacts288
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Address bus width32
bit size32
boundary scanYES
External data bus width64
Integrated cacheYES
JESD-30 codeR-XXMA-P288
Number of terminals288
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
speed300 MHz
Maximum supply voltage2.73 V
Minimum supply voltage2.47 V
Nominal supply voltage2.6 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formPIN/PEG
Terminal locationUNSPECIFIED
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Base Number Matches1
TSPC750IP
Processor and Cache Module
DESCRIPTION
The Processor and Cache Module (PCM) is a 17 x 17 pin grid
array (PGA) circuit assembly which combines a PowerPCt
microprocessor and SRAM components into a CPU subsys-
tem. The PCM provides a standard mechanical, electrical, and
functional interface which can be socketed on a computer sys-
tem board and allows many combinations of processors and
optional components to be easily interchanged. This docu-
ment describes the general characteristics for a module con-
sisting of a single PowerPCt microprocessor and two SRAM
devices for L2 cache. The PCM packaging and PGA signal
definition also accomodates single processors without SRAM,
and multiple processors.
The PCM consists of an epoxy–glass (FR4) substrate which
adapts a processor in a ceramic ball grid array (CBGA) pac-
kage with 50 mil spacing to a 288–pin PGA with 100 mil spac-
ing that can be easily socketed and hence, easily upgraded.
The FR4 substrate can be extended beyond the area of the 17
x 17 pin grid array to provide an interconnect area for SRAM
components configured as closely coupled L2 cache. The
resulting PCM provides numerous flexible configurations of
processor and cache for various price/performance system
designs.
FR4 PCM on PGA 288 Interposer
I
N
60x Address
T
60x Data
E
R
60x Control
P
O
S
PLL_CFG
E
R
P
I
N
S
TSPC750
Processor
L2 Addr
L2 Data
L2 Control
L2–Cache
Memory
Chips
VID
PID
General
Support
Circuits
Simplified Block Diagram
April 1999
1/17
Ask about the application of MAX267 filter chip
MAX267 is a dedicated bandpass filter chip. I want to get a gain of 10,000 times the center frequency signal, so I use two 267 cascades, each with two second-order filters, each with a Q of 10, the cl...
renguoquan Embedded System
fpga tri-state IO problem
As the title says, design a bidirectional IO, in the top module io_ad_d is 16 bits, the corresponding chip bidirectional pin always @(posedge clk_sys) ad_dout <= 16'haa; assign ad_din = io_ad_d; assig...
qiantuo1234 FPGA/CPLD
PCB connection
Please ask the expertsOther components can be connected, but the lines of the pads of the package I made can only be drawn inside the package and cannot be drawn outside. Why?...
常见泽1 PCB Design
STM32f207 Bare Metal Network Special
stm32f207 bare metal network routines TCP, UDP server client, and HTTP server [hide][/hide]...
jeansonm stm32/stm8
[Help] I would like to ask for help on the SPI data receiving issue of f149!
I wrote an SPI program to read MMC cards. The software simulation of SPI reading and writing is normal. The hardware SPI port can send data, but I can't receive data. I don't know why. Below are my so...
jinbibo Microcontroller MCU
STC89LE51 timer abnormality
When using DS1302 to make something, debug it on the development board first. So the time of 1302 is hard-coded in the code. Read the time repeatedly and then scan the digital tube for display. The di...
superjeffery 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1996  1298  1533  1035  104  41  27  31  21  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号