EEWORLDEEWORLDEEWORLD

Part Number

Search

72235LB25PFI

Description
TQFP-64, Tray
Categorystorage    storage   
File Size279KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

72235LB25PFI Online Shopping

Suppliers Part Number Price MOQ In stock  
72235LB25PFI - - View Buy Now

72235LB25PFI Overview

TQFP-64, Tray

72235LB25PFI Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeTQFP
package instructionPLASTIC, TQFP-64
Contacts64
Manufacturer packaging codePN64
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time15 ns
Maximum clock frequency (fCLK)40 MHz
period time25 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee0
length14 mm
memory density36864 bit
Memory IC TypeOTHER FIFO
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count2048 words
character code2000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2KX18
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP64,.66SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.005 A
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm
Base Number Matches1
CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72205LB, IDT72215LB,
IDT72225LB, IDT72235LB,
IDT72245LB
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
FEATURES:
256 x 18-bit organization array (IDT72205LB)
512 x 18-bit organization array (IDT72215LB)
1,024 x 18-bit organization array (IDT72225LB)
2,048 x 18-bit organization array (IDT72235LB)
4,096 x 18-bit organization array (IDT72245LB)
10 ns read/write cycle time
Empy and Full flags signal FIFO status
Easy expandable in depth and width
Asynchronous or coincident read and write clocks
Programmable Almost-Empty and Almost-Full flags with
default settings
Half-Full flag capability
Dual-Port zero fall-through time architecture
Output enable puts output data bus in high-impedence state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
and plastic leaded chip carrier (PLCC)
°
°
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
DESCRIPTION:
write controls. These FIFOs are applicable for a wide variety of data buffering
needs, such as optical disk controllers, Local Area Networks (LANs), and
interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The read clock can be tied to the write clock for single clock operation or the
two clocks can run asynchronous of one another for dual-clock operation. An
Output Enable pin (OE) is provided on the read port for three-state control of
the output.
The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),
and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The
offset loading of the programmable flags is controlled by a simple state machine,
and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available
when the FIFO is used in a single device configuration.
These devices are depth expandable using a Daisy-Chain technique. The
XI
and
XO
pins are used to expand the FIFOs. In depth expansion configu-
ration, First Load (FL) is grounded on the first device and set to HIGH for all
other devices in the Daisy Chain.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated
using high-speed submicron CMOS technology.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high
speed, low-power First-In, First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WCLK
D0-D17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
FLAG
LOGIC
/(
READ POINTER
READ CONTROL
LOGIC
)
(
)/
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
Q0-Q17
RCLK
2766 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
NOVEMBER 2017
DSC-2766/4
©2017
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Reading kernel memory blue screen, please help
Could you please tell me how to read kernel memory correctly? The operating system is Windows XP Sp2, no antivirus software, no kernel hook 1. I tried to read the content at 0x80000000 in the driver, ...
huh1012 Embedded System
How to answer this written test question
Today I applied for a R&D position in a company. The first question in the written test was: What are the characteristics of your R&D work? What are the shortcomings and how to improve them? When answ...
xdyc2004 TI Technology Forum
I am an IT novice, please guide me
I'm a bit confused! I don't know!...
xiaoma0430 Embedded System
【TI's First Low Power Design Competition】slotg(05): Keep working on it
The activity ended on January 5, 2015. I am ashamed that I did not achieve the expected goal! There is no reason, it is just that there are too many things in the company [size=14px] and I am on a bus...
slotg Microcontroller MCU
Windows Embedded CE6.0 integrated with Visual Studio 2005.pdf
Windows Embedded CE6.0 integrated with Visual Studio 2005.pdf...
yuandayuan6999 MCU
Unicycle self-balancing car model assembly
[i=s]This post was last edited by wo4fisher on 2015-11-18 12:45[/i] [size=3] [/size][table=98%] [tr][td][align=right][align=center][size=5][color=#666666][url=https://bbs.eeworld.com.cn/thread-476471-...
wo4fisher stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1513  1544  1151  1677  2335  31  32  24  34  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号