IDT71682LA55LB8 datasheet, PDF

IDT71682LA55LB8: DescriptionStandard SRAM, 4KX4, 55ns, CMOS, CQCC28, LCC-28; Categorystorage storage; File Size272KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71682LA55LB8 Overview

Standard SRAM, 4KX4, 55ns, CMOS, CQCC28, LCC-28

Parameter Name	Attribute value
Parts packaging code	QLCC
package instruction	QCCN,
Contacts	28
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Maximum access time	55 ns
JESD-30 code	S-CQCC-N28
JESD-609 code	e0
length	11.4554 mm
memory density	16384 bit
Memory IC Type	STANDARD SRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	28
word count	4096 words
character code	4000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	4KX4
Output characteristics	3-STATE
Exportable	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	2.54 mm
Minimum standby current	2 V
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	11.4554 mm
Base Number Matches	1

An error in the CC3200 Out of Box Application example: When I first saw the temperature in the Out of Box example, I wondered if the temperature sensor was broken. Then I thought that the temperature unit might be Fahrenheit. For people who are used to us...; littleshrimp RF/Wirelessly

crc16 source code sharing: // Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...; eeleader FPGA/CPLD

[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog: Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...; eeleader FPGA/CPLD

Newbie's question: What's wrong with the Baudrate calculation of my P89V51RD2?: Crystal: 32MHz Use timer2 as Baudrate Set TMOD = 0x21; // Use mode3 According to the formula Baud rate = fosc / (16 × (65536(RCAP2H, RCAP2L))) ---------------------------------------------------------...; liluo44 51mcu

I have used 430 to make DS18B20. Please help me modify the program.: Anyone who has used 430 to work on DS18B20, please help me modify the program. Below is the main function and the main parts of 18B20. Do you have any other questions? void main() { WDTCTL = WDTPW + W...; nwx8899 Microcontroller MCU

Data Acquisition Device Based on FPGA: [i=s]This post was last edited by paulhyde on 2014-9-15 04:13[/i] FPGA-based data acquisition deviceAbstract: A high-speed data acquisition system with FPGA as the core logic control module is designe...; napianlvse Electronics Design Contest

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components