EEWORLDEEWORLDEEWORLD

Part Number

Search

4605T-102-2222BBB

Description
4600T, S, K Series - Thin Film Conformal SIP
File Size138KB,2 Pages
ManufacturerETC
Download Datasheet View All

4605T-102-2222BBB Overview

4600T, S, K Series - Thin Film Conformal SIP

Features
s
s
s
s
Low profile provides compatibility with
DIPs
Also available in medium profile (4600S -
.250”) and high profile (4600K - .350”)
Marking on contrasting background
Custom circuits available per factory
4600T, S, K Series - Thin Film Conformal SIP
Product Characteristics
Resistance Range
Bussed ...................49.9 to 100K ohms
Isolated ......................20 to 200K ohms
Series.........................20 to 100K ohms
Resistance Tolerance
............................±0.1%, ±0.5%, ±1%
Temperature Coefficient
....................±100ppm/°C, ±50ppm/°C,
±25ppm/°C
Temperature Range
...................................-55°C to +125°C
Insulation Resistance
..................10,000 megohms minimum
TCR Tracking ..........................±5ppm/°C
Environmental Characteristics
Thermal Shock and
Power Conditioning ......................0.1%
Short Time Overload ...................... 0.1%
Terminal Strength ........................ 0.25%
Resistance to Soldering Heat ........ 0.1%
Moisture Resistance ...................... 0.1%
Life ................................................ 0.5%
Physical Characteristics
Body Material Flammability
...........................Conforms to UL94V-0
Body Material........................Epoxy resin
Package
POWER TEMPERATURE
PACKAGE
Power Temp. Derating Curve
(Low Profile,
CURVE (Low Profile, 4600T)
DERATING
4600T)
1.75
1.50
1.25
1.00
.75
.50
.25
4614T
4612T
4610T
4608T
4606T
Product Dimensions
4600T
A
MAXIMUM
5.08
(.200)
MAX.
PIN #1
REF.
MAX. 1.24
BOTH ENDS (.049)
.508
±
.050
TYP.
(.020
±
.002)
2.54
±
.07
(.100
±
.003*)
TYP.
NON-ACCUM.
2.49
MAX.
(.098)
WATTS
3.43 + .38/ - .25
(.135 + .015/ - .010)
4604T
0
25
125
70
150
AMBIENT TEMPERATURE (
°
C )
.254
±
.050
TYP.
(.010
±
.002)
Pin
Count
4
5
6
7
8
9
10
11
12
13
14
A Maximum
mm (Inches)
10.11 (.398)
12.65 (.498)
15.19 (.598)
17.73 (.698)
20.27 (.798)
22.81 (.898)
25.35 (.998)
27.89 (1.098)
30.43 (1.198)
32.97 (1.298)
35.51 (1.398)
HOW TO ORDER
46 11 T - 101 - 2222 F A B
Model
(46 = Conformal SIP)
Number of Pins
Physical Config.
•T = Low Profile Thin Film
•S = Medium Profile Thin Film
•K = High Profile Thin Film
Electrical Configuration
•101 = Bussed
•102 = Isolated
•106 = Series
Resistance Code
•First 3 digits are significant
•Fourth digit represents the
number of zeros to follow.
Absolute Tolerance Code
•B = ±0.1%
•F = ±1%
•D = ±0.5%
Temperature Coefficient Code
•A = ±100ppm/°C •C = ±25ppm/°C
•B = ±50ppm/°C
Ratio Tolerance (Optional)
•A = ±0.05% to R1 •D = ±0.5% to R1
•B = ±0.1% to R1
Consult factory for other available options.
Package Power Ratings at 70°C
T
S
K
4604 ...... 0.50.......... 0.60........ 0.8 watts
4605 ...... 0.63.......... 0.75........ 1.0 watts
4606 ...... 0.75.......... 0.90........ 1.2 watts
4607 ...... 0.88.......... 1.05........ 1.4 watts
4608 ...... 1.00.......... 1.20........ 1.6 watts
4609 ...... 1.13.......... 1.35........ 1.8 watts
4610 ...... 1.25.......... 1.50........ 2.0 watts
4611 ...... 1.38.......... 1.65........ 2.2 watts
4612 ...... 1.50.......... 1.80........ 2.4 watts
4613 ...... 1.63.......... 1.95........ 2.6 watts
4614 ...... 1.75.......... 2.10........ 2.8 watts
Maximum package length is equal to 2.54mm (.100") times the
number of pins, less .005mm (.002").
Governing dimensions are in metric. Dimensions in parentheses
are inches and are approximate.
*Terminal centerline to centerline measurements made at point of
emergence of the lead from the body.
TYPICAL PART MARKING
Represents total content. Layout may vary.
PART
NUMBER
CIRCUIT
4611K-101
2203BC
RESISTANCE
YYWW
CODE (4 DIGIT)
ABSOLUTE
TOLERANCE
CODE
DATE CODE
PIN ONE
INDICATOR
MANUFACTURER'S
TRADEMARK
316
Specifications are subject to change without notice.
FLASH CE# signal problem
SST flash usually has only one CE#, while Intel flash has three CE[2:0]. I looked at the Intel datasheet and found that CEn# has a truth table, which actually just adds several intermediate states to ...
chinatonglian Embedded System
How do SI engineers interview now?
I want to work in FPGA design or SI field in the future, but I don’t know how to interview now?...
liujian_2011 FPGA/CPLD
In multisim simulation, what should I do if I encounter a device that is not in the circuit?
For example, can Goldensun's AC-DC, DC-DC modules, and varistors be replaced by ordinary resistors?...
西里古1992 Analog electronics
Reservoir control system information
[i=s]This post was last edited by Rambo on 2019-7-19 14:30[/i]AbstractIn terms of water resource utilization, the measurement of flow, water quality and other parameters is very important, but many re...
兰博 Electronics Design Contest
How to create a splash screen for Windows CE
I want to display the manufacturer's logo or progress bar when booting. The situation of my device is as follows: there are u-boot, eboot and wince image files on the flash. After u-boot is started, i...
mimi Embedded System
Schematic compilation warning problem
Schematic compilation warning: 1. Adding items to hiden net GND; 2. Adding items to hiden net VCC; 3. NET ALE has no driving source; How can I modify this warning? Thank you very much!...
shmilyaw PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1817  2071  1995  1589  1327  37  42  41  32  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号