531AC102M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AC102M000DGR

531AC102M000DGR: DescriptionLVPECL Output Clock Oscillator, 102MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC102M000DGR Overview

LVPECL Output Clock Oscillator, 102MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC102M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	102 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Small capacitance and long duration timer circuit diagram

Mains undervoltage and overvoltage protection circuit 2

FM demodulator circuit diagram

Voice controlled light

Voltage-current conversion amplifier circuit with current limiting characteristics

Diode-Transistor NAND Gate

Nokia fires QT team: Nokia's layoffs have finally affected QT, which is not completely unexpected. After the "strategic shift" of its development platform, it was only a matter of time. Among the 10,000 employees Nokia pl...; wstt Embedded System

Need OSD character chip design, provide the cost. If interested, QQ: Which expert can help me solve the following problem: My current product uses the lc74761 OSD display chip, and the main program has perfect functions. I now want to replace this chip with upd6464. Th...; rolim Embedded System

TI graphics driver GrImageDraw function usage: I use the function GrImageDraw(&MyContext, g_pucImage, 0, 0) to draw an image, but why is it not displayed? Is there something else I need to add? All other drawing functions are available. Please giv...; xupz123 Microcontroller MCU

Can COSMIC's STM8S compiler generate target library files?: I want to compile the source file and generate the target library file using COSMIC STM8S C, but after working on it for a long time, I can't find any setting to generate the library. Could you please...; baobaoblueyi stm32/stm8

2440 Learning (10) wait and waitpid functions: [i=s]This post was last edited by lonerzf on 2014-7-29 16:11[/i] Main references blog.csdn.net/fengwei321123/article/details/9301409 blog.csdn.net/newnewman80/article/details/8150052 In the previous s...; lonerzf Linux and Android

Stack trace during UCOS system startup - from startup analysis to task switching: I rarely post on BBS, because I am still a novice and cannot help others solve their doubts. At the same time, I post this post, which contains some of my analysis processes and a question I encounter...; liu568chen Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components