RSB6VP31190111 datasheet, PDF - EEWORLD Datasheet

RSB6VP31190111: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector terminals; File Size172KB，3 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

RSB6VP31190111 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Manufacturer's serial number	RSB6
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	31
Rated current	20 A
Rated voltage	300 V
safety certificate	UL
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	14 AWG
Base Number Matches	1

Input a high level but PxIN=0??: As the title says, I use a 430 chip to make a circuit. One of the IO ports inputs a high level. I have set PxDIR, but through IAR debugging, I found that PxIN is always 0. I don’t know what’s going on...; neal9431 Microcontroller MCU

Using FPGA to realize accurate time keeping when GPS is out of step: ...; 至芯科技FPGA大牛 FPGA/CPLD

Design of Phase Detection Broadband Frequency Measurement System Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Question about semaphores: This problem has troubled me for a while. Problem description: Now there are two tasks, which are blocked by Pend and Posted by two different interrupts. There is no connection between them. After the...; ywlzh Real-time operating system RTOS

【Signal Processing】FPGA Implementation of Inverse Discrete Cosine Transform in MPEG Video Decoding: Inverse Discrete Cosine Transform (IDCT) is an important part of MPEG video decoding . The FPGA structure of two-dimensional inverse discrete cosine transform is realized by using the method of row-co...; hangsky FPGA/CPLD

Advice for middle-aged engineers: Having worked as an engineer for more than a decade, I have experienced many ups and downs, and I feel that the fate of middle-aged engineers is even more worrying. Therefore, I want to write "Advice ...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components