HD74HC4052, HD74HC4053
Dual 4-channel Analog Multiplexers/Demultiplexers
Triple 2-channel Analog Multiplexers/Demultiplexers
REJ03D0649-0200
(Previous ADE-205-536)
Rev.2.00
Mar 30, 2006
Description
HD74HC4052: This device connects together the outputs of 4 switches in two sets, thus achieving a pair of 4 channel
multiplexers. The binary code placed on the A, and B select lines determine which switch in each 4 channel section is
“on”, connecting one of the four inputs in each section to its common output. This enables the implementation of a 4
channel differential multiplexer.
HD74HC4053: This device contains 6 switches whose outputs are connected together in pairs, thus implementing a
triple 2 channel multiplexer, or the equivalent of 3 single-pole-double throw configuration. Each of the A, B, or C
select lines independently controls one pair of switches, selecting one of the two switches to be “on”.
Features
•
High Speed Operation
•
Wide Operating Voltage: V
CC
= 2 to 6 V
•
Low Quiescent Supply Current: I
CC
(static) = 4
µA
max (Ta = 25°C)
•
Ordering Information
Part Name
HD74HC4052P
HD74HC4053P
HD74HC4052FPEL
HD74HC4053FPEL
HD74HC4052RPEL
HD74HC4053RPEL
Package Type
DILP-16 pin
SOP-16 pin (JEITA)
SOP-16 pin (JEDEC)
Package Code
(Previous Code)
PRDP0016AE-B
(DP-16FV)
PRSP0016DH-B
(FP-16DAV)
PRSP0016DG-A
(FP-16DNV)
Package
Abbreviation
P
FP
RP
—
EL (2,000 pcs/reel)
EL (2,500 pcs/reel)
Taping Abbreviation
(Quantity)
Note: Please consult the sales office for the above package availability.
Function Table
Control Inputs
Inhibit
L
L
L
L
L
L
L
L
H
Note:
C*
L
L
L
L
H
H
H
H
1
Select
B
L
L
H
H
L
L
H
H
ON Switch
A
L
H
L
H
L
H
L
H
X
HD74HC4052
Y
0
Y
1
Y
2
Y
3
—
—
—
—
—
X
0
X
1
X
2
X
3
Z
0
Z
0
Z
0
Z
0
Z
1
Z
1
Z
1
Z
1
HD74HC4053
Y
0
Y
0
Y
1
Y
1
Y
0
Y
0
Y
1
Y
1
—
X
0
X
1
X
0
X
1
X
0
X
1
X
0
X
1
X
X
1. Not applicable for HD74HC4052
X = Irrelevant
Rev.2.00 Mar 30, 2006 page 1 of 11
HD74HC4052, HD74HC4053
Block Diagram
HD74HC4052
V
CC
Inh
A
B
GND
X
0
X
1
X
2
X
3
Y
0
Y
1
Y
2
Y
3
Y
X
V
EE
Level
Converter
Binary to
1-of-4 Decoder
with Inhibit
HD74HC4053
V
CC
Inh
A
B
C
Level
Converter
Binary to 1-of-2
Decoder with
Inhibit
GND
X
0
X
1
Y
0
Y
1
Z
0
Z
1
V
EE
X
Y
Z
Absolute Maximum Ratings
Item
Supply voltage
Control input voltage
Switch I/O voltage
Supply current
Switch I/O current (per pin)
Control input diode current
Switch I/O diode current
Power dissipation
Storage temperature range
(V
CC
)
(GND)
Symbol
V
CC
V
CC
– V
EE
V
IN
V
I/O
I
CC
I
GND
I
I/O
I
IK
I
IOK
P
T
Tstg
Rating
–0.5 to +7.0
–0.5 to +7.0
GND – 0.5 to V
CC
+ 0.5
V
EE
– 0.5 to V
CC
+ 0.5
+50
–50
±25
±20
±20
500
–65 to +150
Unit
V
V
V
V
mA
mA
mA
mA
mA
mW
°C
Rev.2.00 Mar 30, 2006 page 3 of 11
HD74HC4052, HD74HC4053
Recommended Operating Conditions
Item
Supply voltage
Control input voltage
Switch I/O voltage
Operating temperature
Input rise/fall time
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
Symbol
V
CC
– V
EE
GND – V
EE
V
IN
V
I/O
Topr
t
r
, t
f
Min
2
–4
0
V
EE
–40
0
0
0
Typ
—
—
—
—
—
—
—
—
Max
6
0
V
CC
V
CC
+85
1000
500
400
Unit
V
V
V
V
°C
ns
ns
ns
Electrical Characteristics
(V
EE
= GND)
Item
Control input voltage
Symbol V
CC
(V)
V
IH
2.0
4.5
6.0
2.0
4.5
6.0
ON resistance
R
ON
2.0
4.5
6.0
2.0
4.5
6.0
∆ON
resistance
between any two
channels
OFF channel
leakage current
(switch off)
OFF channel
leakage current
(switch on)
Control input current
Quiescent supply
current
∆R
ON
2.0
4.5
6.0
6.0
Ta = 25°C
Min
Typ
Max
1.5
3.15
4.2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
2000
120
100
200
80
70
50
13
10
—
—
—
—
0.5
1.35
1.8
5000
180
170
800
150
140
—
40
20
±0.1
Ta = –40 to+85°C
Min
Max
1.5
3.15
4.2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.5
1.35
1.8
6250
225
210
1000
190
175
—
50
25
±1.0
Ω
Ω
V
INH
= V
IL
V
I/O
= V
CC
to V
EE
I
I/O
≤
2 mA
V
INH
= V
IL
V
I/O
= V
CC
or V
EE
V
I/O
≤
2 mA
V
INH
= V
IL
V
I/O
= V
CC
to V
EE
I
I/O
≤
2 mA
V
INH
= V
IL
Unit
V
Test Conditions
V
IL
V
Ω
I
S (OFF)
µA
I
S (ON)
6.0
—
—
±0.1
—
±1.0
µA
V
INH
= V
IL
Iin
I
CC
6.0
6.0
—
—
—
—
±0.1
4.0
—
—
±1.0
40
µA
µA
Vin = V
CC
or GND
Vin = V
CC
or GND
Rev.2.00 Mar 30, 2006 page 4 of 11
HD74HC4052, HD74HC4053
Switching Characteristics
(C
L
= 50 pF, Input t
r
= t
f
= 6 ns, V
EE
= GND)
Ta = 25°C
Item
Propagation delay
time
Symbol V
CC
(V)
t
PLH
2.0
4.5
6.0
t
PHL
2.0
4.5
6.0
2.0
4.5
6.0
t
PHL
2.0
4.5
6.0
2.0
4.5
6.0
t
ZL
2.0
4.5
6.0
2.0
4.5
6.0
t
LZ
2.0
4.5
6.0
—
5.0
5.0
5.0
5.0
5.0
5.0
5.0
4.5
4.5
Min
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Typ
25
6
5
25
6
5
50
16
14
50
16
14
50
14
12
50
14
12
40
17
14
40
17
14
5
5
12
6
0.6
0.5
32.0
17.0
0.1
95
Max
60
12
10
60
12
10
153
30
26
153
30
26
153
30
26
153
30
26
153
30
26
153
30
26
10
—
—
—
—
—
—
—
—
—
Ta = –40 to +85°C
Min
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Max
75
15
13
75
15
13
191
38
33
191
38
33
191
38
33
191
38
33
191
38
33
191
38
33
10
—
—
—
—
—
—
—
—
—
ns
ns
ns
ns
Unit
ns
Test Conditions
R
L
= 10 kΩ
Switch input to
switch output
Propagation delay
time
t
PLH
ns
R
L
= 10 kΩ
Control input to
switch output
Output enable
time
t
ZH
ns
R
L
= 1 kΩ
Output disable
time
t
HZ
ns
R
L
= 1 kΩ
Control input
capacitance
Switch input
capacitance
Output capacitance
(Common pin)
Feed through
capacitance
Power dissipation
capacitance
Sine wave distortion
Frequency response
channel “ON”
(Sine wave input)
Feed through
attenuation
Cross talk between
control input and
switch I/O
Cross talk between
any two switches
Maximum control
frequency
Cin
Cin
Cout
Cin–out
C
PD
pF
pF
pF
pF
pF
%
HD74HC4052
HD74HC4053
HD74HC4052
HD74HC4053
HD74HC4052
HD74HC4053
f
in
= 1 kHz, Vin = 4 V
P-P
R
L
= 10 kΩ, C
L
= 50 pF
4.5
2.0
4.5
6.0
4.5
2.0
4.5
6.0
—
—
—
—
—
—
—
—
–50
25
50
75
–50
20
30
30
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
MHz f
in
= 1 MHz,
20 log
10
V
OS
/V
IS
= –3 dB
R
L
= 50
Ω,
C
L
= 10 pF
dB R
L
= 600
Ω,
C
L
= 50 pF,
f
in
= 1 MHz
mV
R
L
= 600
Ω,
C
L
= 15 pF,
f
in
= 1 MHz
R
L
= 600
Ω,
C
L
= 50 pF,
f
in
= 1 MHz
dB
MHz R
L
= 1 kΩ, C
L
= 15 pF
Vout = 1/2 (V
CC
)
Rev.2.00 Mar 30, 2006 page 5 of 11
stm32/stm8
京公网安备 11010802033920号
EEWORLD
