HD74LS32FPEL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74LS32FPEL

HD74LS32FPEL: DescriptionLS SERIES, QUAD 2-INPUT OR GATE, PDIP14; Categorylogic logic; File Size51KB，5 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

HD74LS32FPEL Overview

LS SERIES, QUAD 2-INPUT OR GATE, PDIP14

HD74LS32FPEL Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	SOP, SOP14,.3
Contacts	14
Reach Compliance Code	compli
series	LS
JESD-30 code	R-PDSO-G14
length	10.06 mm
Logic integrated circuit type	OR GATE
MaximumI(ol)	0.008 A
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	75 °C
Minimum operating temperature	-20 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Maximum supply current (ICC)	9.8 mA
Prop。Delay @ Nom-Su	22 ns
propagation delay (tpd)	22 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2.2 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL EXTENDED
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	5.5 mm

Preview

Download Datasheet

View All

HD74LS32

Quadruple 2-input Positive OR Gate

REJ03D0405–0200

Rev.2.00

Feb.18.2005

Features

•

Ordering Information

Part Name

HD74LS32P

HD74LS32FPEL

Package Type

DILP-14 pin

SOP-14 pin (JEITA)

Package Code

(Previous Code)

PRDP0014AB-B

(DP-14AV)

PRSP0014DF-B

(FP-14DAV)

Package

Abbreviation

Taping Abbreviation

(Quantity)

—

EL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Pin Arrangement

GND

(Top view)

Rev.2.00, Feb.18.2005, page 1 of 4

Sales Strategic Planning Div.

Keep safety first in your circuit designs!

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble

may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,

(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's

application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,

diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of

publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is

therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product

information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor

home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes

no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life

is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a

product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and

cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A

Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology

Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong

Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co.,

Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan

Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co.,

Ltd.

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China

Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com

Colophon .2.0

HD74LS32FPEL Related Products

	HD74LS32FPEL	HD74LS32	HD74LS32P
Description	LS SERIES, QUAD 2-INPUT OR GATE, PDIP14	LS SERIES, QUAD 2-INPUT OR GATE, PDIP14	LS SERIES, QUAD 2-INPUT OR GATE, PDIP14
series	LS	LS	LS
Number of functions	4	4	4
Number of terminals	14	14	14
Maximum operating temperature	75 °C	75 Cel	75 °C
Minimum operating temperature	-20 °C	-20 Cel	-20 °C
Temperature level	COMMERCIAL EXTENDED	COMMERCIAL EXTENDED	COMMERCIAL EXTENDED
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE
Terminal location	DUAL	DUAL	DUAL
Is it lead-free?	Lead free	-	Lead free
Is it Rohs certified?	conform to	-	conform to
Maker	Renesas Electronics Corporation	-	Renesas Electronics Corporation
Parts packaging code	SOIC	-	DIP
package instruction	SOP, SOP14,.3	-	DIP, DIP14,.3
Contacts	14	-	14
Reach Compliance Code	compli	-	unknow
JESD-30 code	R-PDSO-G14	-	R-PDIP-T14
length	10.06 mm	-	19.2 mm
Logic integrated circuit type	OR GATE	-	OR GATE
MaximumI(ol)	0.008 A	-	0.008 A
Humidity sensitivity level	1	-	1
Number of entries	2	-	2
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	SOP	-	DIP
Encapsulate equivalent code	SOP14,.3	-	DIP14,.3
Package shape	RECTANGULAR	-	RECTANGULAR
Package form	SMALL OUTLINE	-	IN-LINE
Peak Reflow Temperature (Celsius)	260	-	NOT SPECIFIED
power supply	5 V	-	5 V
Maximum supply current (ICC)	9.8 mA	-	9.8 mA
Prop。Delay @ Nom-Su	22 ns	-	22 ns
propagation delay (tpd)	22 ns	-	22 ns
Certification status	Not Qualified	-	Not Qualified
Schmitt trigger	NO	-	NO
Maximum seat height	2.2 mm	-	5.06 mm
Maximum supply voltage (Vsup)	5.25 V	-	5.25 V
Minimum supply voltage (Vsup)	4.75 V	-	4.75 V
Nominal supply voltage (Vsup)	5 V	-	5 V
surface mount	YES	-	NO
technology	TTL	-	TTL
Terminal pitch	1.27 mm	-	2.54 mm
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED
width	5.5 mm	-	7.62 mm

Recommended Resources

Basic circuit diagram of switching power supply AC input and rectification and filtering

HFC5214 "Please note, reverse" language integrated circuit

Typical application circuit diagram of AH800 b

Circuit diagram c for CB950 control terminal application

Computer motherboard circuit diagram 820 1_22

Computer motherboard circuit diagram 820 2_42

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components