531BC623M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BC623M000DG

531BC623M000DG: DescriptionLVDS Output Clock Oscillator, 623MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BC623M000DG Overview

LVDS Output Clock Oscillator, 623MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC623M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	623 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TDA1701 power amplifier circuit diagram

Voltage regulator circuit using PNP transistor amplification

Huaxia HXZD-6 electric shower circuit diagram

Musical refrigerator door closing reminder circuit

Ceiling fan installed speed control indicator circuit

Computer motherboard circuit diagram 810 2_28

I have a question about the design of digital power supply control loop. Please help me! Urgent!: I am currently designing a digital power supply. The main circuit is a BUCK circuit. When unloaded, the output voltage is basically stable. When a small load is added, the output voltage waveform is s...; dzjuzi Power technology

Learning Board Tutorial Lesson 2 - Flowing Lights: This is the code of the water lamp, welcome to download, hehe~ [[i] This post was last edited by youki12345 on 2012-1-10 17:21 [/i]]...; 764workshop Integrated technical exchanges

CE serial port interruption problem: Environment: x86 platform, CE6.0 Problem: When reading and writing serial ports, data can be sent from the platform, and the PC can receive data sent from the platform. However, when sending data from...; redmonster Embedded System

NS4203, PAM8403: NS4203 replaces PAM8403, with headphone function . QQ2528117557 Key Features: Dual-channel Class D + headphone function Efficiency (η): 90% Power supply voltage (Vdd): 2.2V-5.5V Output power (Po): 3W×...; 2528117557 Power technology

The relationship between conductor cross-sectional area and current: [backcolor=rgb(239, 245, 249)][size=14px]【Ask if you don't understand】[/size][/backcolor] [backcolor=rgb(239, 245, 249)][size=14px]If a power line is a multi-strand line, its outer insulating skin con...; shaorc Power technology

Question sharing: bq28z610-lithium battery 1-2 power saving monitoring: [i=s]This post was last edited by qwqwqw2088 on 2018-9-16 20:37[/i] [b][size=4]1. I2C communication interface of bq28z610[/size][/b] [size=4]In the data of bq28z610, there is no detailed communication...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components