530NA1230M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NA1230M00DGR

530NA1230M00DGR: DescriptionLVDS Output Clock Oscillator, 1230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA1230M00DGR Overview

LVDS Output Clock Oscillator, 1230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA1230M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1230 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

How to read amplification circuit diagram

Forward excitation conversion mode switching power supply circuit diagram

Defibrillator circuit diagram

Monitor repair flow chart

Ordinary thyristor dimming circuit

The structure of D-type IPM and the equivalent circuit of IGBT

Chip packaging quantity and naming rules: 1. DIP dual in-line package DIP (Dual In-line Package) refers to an integrated circuit chip packaged in a dual in-line form. Most small and medium-sized integrated circuits (ICs) use this package form...; rain MCU

How to watch digital TV directly on PC using a set-top box?: How can I use a set-top box to watch digital TV directly on my PC? I am a set-top box game developer. My company has a Java simulator, but no C simulator. So every time I debug the program, I have to ...; yhy_042 Embedded System

Ask questions to the moderators of this sub-forum, about this sub-forum: :funk: How did this forum come about? Where did the moderator go? I am using the board of this company and need help with some issues. Since the forum has been opened, moderator, you should post some ...; zqzq501311 Red Hurricane FPGA Zone

I wonder if anyone has used the ADS1247 chip?: I recently debugged ADS1247, using dSPIC33Fj as the main control chip, and I/O simulated SPI timing. When I tried to read the value of the ADS1247 internal register, the value read out was different e...; fx-sg TI Technology Forum

【Transfer】Filter knowledge: Filters include low-pass filters, high-pass filters, band-pass filters, and band-stop filters. The amplitude-frequency responses of these filters are not flat. For example, low-pass filters will atten...; azhiking Analog electronics

I accidentally deleted a file.: It is too troublesome to operate as a non-root user. I have always been the root user, but I accidentally deleted a file. I used the debugfs+lsdel command on the Internet but could not find the delete...; zhouning201 Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components