530TC64M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530TC64M0000DGR

530TC64M0000DGR: DescriptionCMOS Output Clock Oscillator, 64MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530TC64M0000DGR Overview

CMOS Output Clock Oscillator, 64MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530TC64M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	64 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

10 groups of colorful light chain circuits that flash in cycles

STK459 power amplifier circuit diagram

Applications in closed loop speed control

Schematic diagram of using TL431 as voltage regulator

5 output converter circuit diagram for digital panel meter

Multiple feedback bridge T-type oscillator circuit diagram

Foreign-owned or state-owned? Joint venture or private? Salary and benefits revealed!: [b]The impact of different ownership types of enterprises on salary and benefits[/b] According to the 2007 China Electronics Industry Salary and Career Development Survey, through the salary survey an...; panzheng57 Talking about work

Help installing driver for 432: I updated CCS, and the software required a restart, but then an error occurred. This is the log: Command-line arguments: -os win32 -ws win32 -arch x86 -product com.ti.ccstudio.branding.product !ENTRY ...; 路人A Microcontroller MCU

Does QuartusII 10.1 support downloading of MAX7000 series CPLDs?: I installed QuartusII 10.1, but when I installed devices, I found that there was no MAX7000 series in it, but there were MAXII and MAX V series chips. How can I add MAX7000 series devices? I plugged i...; wfdtxz FPGA/CPLD

How to implement traffic statistics by IP in Openwrt: [i=s]This post was last edited by wateras1 on 2018-4-20 09:30[/i] [align=left][color=rgb(85, 85, 85)][font="][size=15px] Most routers have traffic statistics by IP, but openwrt does not seem to have i...; wateras1 RF/Wirelessly

How to calculate the time it takes for a PIC microcontroller to transfer data from the send buffer to the shift register? Thanks!: How is the time taken by the PIC microcontroller to transfer data from the send buffer to the shift register calculated? Because there is less than half a bit of high level after the stop bit, it is c...; wolongxq Microchip MCU

WEBENCH Electrical Simulation: Jeff Perry, Team Manager at Texas Instruments (TI) WEBENCH, introduces you to electrical simulation for WEBENCH....; 德州仪器 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components