30D40N240J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 30D40N240J

30D40N240J: DescriptionCAP,CERAMIC,24PF,3KVDC,5% -TOL,5% +TOL,C0G TC CODE,-30,30PPM TC; CategoryPassive components capacitor; File Size104KB，2 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

30D40N240J Overview

CAP,CERAMIC,24PF,3KVDC,5% -TOL,5% +TOL,C0G TC CODE,-30,30PPM TC

30D40N240J Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	, 4015
Reach Compliance Code	not_compliant
ECCN code	EAR99
capacitance	0.000024 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	11.43 mm
JESD-609 code	e0
length	10.16 mm
Manufacturer's serial number	D
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	Bulk
positive tolerance	5%
Rated (DC) voltage (URdc)	3000 V
series	D
size code	4015
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal pitch	6.35 mm
width	3.81 mm
Base Number Matches	1

Preview

Download Datasheet

View All

High Voltage

Disc Ceramic Capacitor

D Series

FEATURES

Disc ceramic capacitors made under strict quality control proce-

dures are a reliable component. Special attention is given to the

ceramic pressing operation to assure high and uniform ceramic

density.

These parts are manufactured for the quality conscious customer.

Parts are available screened to MIL-PRF-49467 established relia-

bility specification.

CAPACITOR OUTLINE DRAWING

INSTALLATION

Higher-voltage parts may require further encapsulation to prevent surface breakdown. Parts should be cleaned and oven dried

at 85°C before further encapsulation. Silicone rubbers or an epoxy may be used. De-airing of encapsulants is recommended.

We recommend that a heat sink be attached to the lead between the soldering iron and the capacitor during installation sol-

dering. Testing of higher-voltage parts before encapsulation may be done in a suitable dielectric fluid such as Freon.

DIELECTRIC COMPARISON

CERAMIC TYPE

Dissipation Factor

Temperature Coefficient

Voltage Coefficient

Dielectric Withstanding

Voltage Test

Insulation Resistance

(25ºC)

Operating Temperature

Range (rated voltage)

Thickness:

Inches (mm) max.

3kV

5kV

7.5kV

10kV

15kV

20kV

30kV

40kV

50kV

C0G (NP0)

0.1%

±30ppm/ºC

3 to 15kV at 1.5x rated,

20 to 50kV at rated +10kV

100k megohms or

1k megohms-μF,

whichever is less

-55ºC to +125ºC

0.15

0.20

0.28

0.35

0.45

0.55

0.95

1.20

1.50

(3.81)

(5.08)

(7.11)

(8.89)

(11.43)

(13.97)

(24.13)

(30.48)

(38.10)

X7R

2.5%

±15%

-20%

3 to 15kV at 1.5x rated,

20 to 50kV at rated +10kV

100k megohms or

1k megohms-μF,

whichever is less

-55ºC to +125ºC

X5U

2.5%

+22% -56%

N/A

3 to 15kV at 1.5x rated,

20 to 50kV at rated +10kV

10k megohms or

100 megohms-μF,

whichever is less

-55ºC to +85ºC

Lead Type:

Solder plated, copper-clad steel (CCFE)-

D30, D40: 0.025” (22GA)

D50 & Larger: 0.032” (20GA)

PART NUMBER AND ORDERING INFORMATION

Voltage

30 =3000V

100 =10,000V

etc.

D50

122

No Leads

Add to part number if required

Group A Screening*

Add to part number if required

*MIL-PRF-49467 (subgroup 1)

except Corona

Style

D50, etc.

Dielectric

N = C0G (NP0)

W = X7R

Y = X5U

Tolerance

MARKING

(D30)

301M

3kV

KEC

Date Code

(All Other Sizes)

D50W122M

3kV

KEC

Date Code

J = ±5% C0G (NP0)

K = ±10%

M = ±20%

P = 0/+100%

Z = -20%/+80%

Capacitance Value

First two digits are significant,

last digit is number of zeroes,

i.e., 472=4700pF

Recommended Resources

Optical signal conversion amplifier circuit using photosensitive diode

6VDC-220VAC inverter circuit diagram

Negative voltage output voltage stabilizing circuit composed of 7800 series

Computer optical isolation interface circuit

Current regulator circuit with current limit

Dual dimmable mushroom light

About IPv6 of WinCE: WinCE has added support for IPv6. A: Windows XP Sp2, IPv6 address: fe80::xx:xx:xx:d867%4 B: WinCE 5.0, IPv6 address: fe80::xx:xx:xx:65ff%5 Phenomenon: A PING B For example: Ping fe80::xx:xx:xx:65ff%4 ...; 阿喜Paul Embedded System

Modelsim Independent Simulation Tutorial: I. Simulation steps of GUI interface[/size][/font][/color][/align][align=left][color=rgb(51, 51, 51)][font=Avenir, "][size=14px] 1. First, put all the design text and simulation text you need to simul...; 大辉哥0614 FPGA/CPLD

Hello everyone, is there anyone who can implement the matrix keyboard of S3C6410 using the query method? There are always problems?: I implemented the matrix keyboard using the 4*4 query method provided by Zhao Youjian. My keyboard response always has problems. Sometimes it doesn't respond, and sometimes it responds several times. ...; bin7128 Embedded System

How to write a more accurate delay subfunction using 430C: For example, how do I calculate Delay200us()? Is there a tool in 430 IAR that can calculate the running time like in 51?...; pascallee Microcontroller MCU

Clock Jitter Demystified: [url]http://www.deyisupport.com/blog/b/analogwire/archive/2013/11/15/51575.aspx[/url]...; 超爱洁 Analogue and Mixed Signal

CES Best Innovation Product Awards: 35 products unveiled (2): [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; aifang Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components