530MB580M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB580M000DG

530MB580M000DG: DescriptionLVPECL Output Clock Oscillator, 580MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB580M000DG Overview

LVPECL Output Clock Oscillator, 580MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB580M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	580 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic stop charging battery charger circuit

300-3000HZ adjustable four-function filter circuit

Laser transmitter linearity control circuit

Optical receiving circuit

DT-1 type 3 1/2 digit digital multimeter circuit

Oxygen inhalation machine circuit diagram

Digital analog mixed signal design experience: [i=s]This post was last edited by zpccx on 2017-5-6 21:42[/i] I saw this article recommended in the "Operational Amplifier Authoritative Guide", but after reading it, I still don't know much. This art...; zpccx PCB Design

Active HDL 9.1 crack for resources: RT:Cry:...; 囧囧囧whisky Download Centre

Confusion about DC blocking capacitors in 2.4G circuits: The PA output is 50ohm, the switch input is 50ohm and the switch is connected with a 50ohm microstrip line. A capacitor is inserted into the PA output to block the DC. How should the capacitor be sele...; kata RF/Wirelessly

Detailed explanation of Linux device driver development based on the new Linux 4.0 kernel: Praise Recommendation Foreword 1 Recommendation 2 Preface Chapter 1 Overview of Linux Device Driver and Development Environment Construction 1 1.1 The role of device drivers 1 1.2 Device drivers witho...; 白丁 Linux and Android

SDRAM Issues: I am using ADI's DSP to connect to SDRAM. I have set the SDRAM registers, but an error occurs when reading and writing data, and the SDRAM cannot be found. Has anyone encountered this problem?...; Joanthan Embedded System

Have fun in moderation, fools have fun together: Today is April Fools' Day, I wish everyone a happy holiday! Have fun in moderation, April Fools have fun together~ I just spent 100 yuan to fool myself, put the key in the door and locked myself out. ...; okhxyyo Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components