530RB906M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RB906M000DGR

530RB906M000DGR: DescriptionLVPECL Output Clock Oscillator, 906MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB906M000DGR Overview

LVPECL Output Clock Oscillator, 906MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB906M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	906 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Infrared remote control transmitter circuit

Lamp surge current suppression circuit

Optoelectronic logic circuit

Aihua J303g charger electrical schematic diagram (dual 1.2V fast charger circuit)

CXA1191S radio circuit

Easy Power Learning Experience: After learning SIMPLE SWITCHER, let me talk about my feelings! SIMPLE SWITCHER is suitable for space-constrained load point design, so it has its unique advantages in a wide range of fields such as in...; 54chenjq Analogue and Mixed Signal

MicroPython makes some objects const: micropython将部分对象变为const，以节约ram。[list] [*][url=https://github.com/micropython/micropython/commit/5b66c7b712daf67814698a87f108db9e2722f5e9]https://github.com/micropython/micropython/commit/5b66c7b712daf...; dcexpert MicroPython Open Source section

Touch screen question: Which parameters of the touch screen driver need to be modified after the display is changed to another size?: 2440 board, wince5 BSP, display changed from 3.5 inch 320*240 to 7" 800*480, display driver has been adjusted to display normally, but touch effect is not good: pen needle is not accurate, easy to sha...; lixiyuan999 Embedded System

Synplify 9.6.2: Nanodisk link Synplify 9.6.2 with crackhttp://d.namipan.com/d/8ba7ebe25ace20d88c57d51b04663256bfb241620fab6c13...; liguofawind FPGA/CPLD

【R7F0C809】Automatic irrigation part 2 - build a platform: [align=center][size=5]This R7F0C809 took a lot of time to set up the platform and development environment. I won't talk about the experience, but the lessons. [/size][/align] [list] [*]1. You can't us...; fyaocn Renesas Electronics MCUs

Ask about the STM32 external interrupt initialization problem: PIN3 of GPIOA and PIN3 of GPIOB on my STM32 chip's GPIO are both hardware-connected to external interrupts. How do I initialize and set up the interrupts?...; but_2000 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components