TJA1080A
FlexRay transceiver
Rev. 02 — 26 August 2008
Preliminary data sheet
1. General description
The TJA1080A is a FlexRay transceiver, which is in line with the FlexRay electrical
physical layer specification V2.1 Rev. A (see
Ref. 1).
It is primarily intended for
communication systems from 1 Mbit/s to 10 Mbit/s, and provides an advanced interface
between the protocol controller and the physical bus in a FlexRay network.
The TJA1080A can be configured to be used as an active star transceiver or as a node
transceiver.
The TJA1080A provides differential transmit capability to the network and differential
receive capability to the FlexRay controller. It offers excellent EMC performance as well as
high ESD protection.
The TJA1080A actively monitors the system performance using dedicated error and
status information (readable by any microcontroller), as well as internal voltage and
temperature monitoring.
The TJA1080A supports the mode control as used in NXP Semiconductors TJA1054
(see
Ref. 2)
and TJA1041 (see
Ref. 3)
CAN transceivers.
The TJA1080A is the next step up from the TJA1080 FlexRay transceiver (Ref.
4).
Being
fully pin compatible and offering the same excellent ESD protection, the TJA1080A also
features:
•
•
•
•
Improved power-on reset concept
Improved ElectroMagnetic Emission (EME)
Support of 70 ns minimum bit time
Improved bus error detection functionality
This makes the TJA1080A an excellent choice in any kind of FlexRay nodes.
See
Section 14
for a detailed overview of differences between the TJA1080 and the
TJA1080A.
2. Features
2.1 Optimized for time triggered communication systems
I
I
I
I
Compliant with FlexRay electrical physical layer specification V2.1 Rev. A (see
Ref. 1)
Automotive product qualification in accordance with AEC-Q100
Data transfer up to 10 Mbit/s
Support of 70 ns minimum bit time
NXP Semiconductors
TJA1080A
FlexRay transceiver
I
Very low EME to support unshielded cable
I
Differential receiver with high common-mode range for ElectroMagnetic Immunity
(EMI)
I
Auto I/O level adaptation to host controller supply voltage V
IO
I
Usable for 14 V and 42 V powered systems
I
Bus guardian interface included
I
Independent power supply ramp-up for V
BAT
, V
CC
and V
IO
I
Transceiver can be used for linear passive bus topologies as well as active star
topologies
2.2 Low power management
I
Low power management including two inhibit switches
I
Very low current in Sleep and Standby mode
I
Wake-up via wake-up symbol or dedicated FlexRay data frames on the bus lines
(remote), negative edge on pin WAKE (local), and a positive edge on pin STBN if V
IO
is
present
I
Wake-up source recognition
I
Automatic power-down (in Star-sleep mode) in star configuration
2.3 Diagnosis (detection and signalling)
I
I
I
I
I
I
Overtemperature detection
Short-circuit on bus lines
V
BAT
power-on flag (first battery connection and cold start)
Pin TXEN and pin BGE clamping
Undervoltage detection on pins V
BAT
, V
CC
and V
IO
Wake source indication
2.4 Protections
I
Bus pins protected against 8 kV HBM ESD pulses
I
Bus pins protected against transients in automotive environment (ISO 7637 class C
compliant)
I
Bus pins short-circuit proof to battery voltage (14 V and 42 V) and ground
I
Fail-safe mode in case of an undervoltage on pins V
BAT
, V
CC
or V
IO
I
Passive behavior of bus lines in the event that transceiver is not powered
2.5 Functional classes according to FlexRay electrical physical layer
specification (see
Ref. 1)
I
I
I
I
I
I
Bus driver voltage regulator control
Bus driver - bus guardian control interface
Bus driver logic level adaption
Active star - communication controller interface
Active star - bus guardian interface
Active star voltage regulator control
TJA1080A_2
© NXP B.V. 2008. All rights reserved.
Preliminary data sheet
Rev. 02 — 26 August 2008
2 of 50
NXP Semiconductors
TJA1080A
FlexRay transceiver
3. Ordering information
Table 1.
Ordering information
Package
Name
TJA1080ATS/1
SSOP20
Description
plastic shrink small outline package; 20 leads; body width 5.3 mm
Version
SOT339-1
Type number
TJA1080A_2
© NXP B.V. 2008. All rights reserved.
Preliminary data sheet
Rev. 02 — 26 August 2008
3 of 50
NXP Semiconductors
TJA1080A
FlexRay transceiver
4. Block diagram
V
IO
4
V
CC
19
V
BUF
20
V
BAT
14
1
2
INH2
INH1
TJA1080A
11
TRXD0
18
SIGNAL
ROUTER
TRXD1
10
TRANS-
MITTER
17
BP
BM
V
IO
TXD
TXEN
BGE
STBN
EN
5
6
8
9
3
INPUT
VOLTAGE
ADAPTATION
BUS
FAILURE
DETECTION
RXD
ERRN
RXEN
7
13
12
V
BAT
OUTPUT
VOLTAGE
ADAPTATION
RXDINT
STATE
MACHINE
RXDINT
NORMAL
RECEIVER
WAKE
15
WAKE-UP
DETECTION
OVER-
TEMPERATURE
DETECTION
OSCILLATOR
LOW-
POWER
RECEIVER
UNDERVOLTAGE
DETECTION
16
001aag892
GND
Fig 1.
Block diagram
TJA1080A_2
© NXP B.V. 2008. All rights reserved.
Preliminary data sheet
Rev. 02 — 26 August 2008
4 of 50
NXP Semiconductors
TJA1080A
FlexRay transceiver
5. Pinning information
5.1 Pinning
INH2
INH1
EN
V
IO
TXD
TXEN
RXD
BGE
STBN
1
2
3
4
5
6
7
8
9
20 V
BUF
19 V
CC
18 BP
17 BM
16 GND
15 WAKE
14 V
BAT
13 ERRN
12 RXEN
11 TRXD0
001aag893
TJA1080ATS
TRXD1 10
Fig 2.
Pin configuration
5.2 Pin description
Table 2.
INH2
INH1
EN
V
IO
TXD
TXEN
RXD
BGE
STBN
TRXD1
TRXD0
RXEN
ERRN
V
BAT
WAKE
GND
BM
BP
V
CC
V
BUF
TJA1080A_2
Pin description
Type
O
O
I
P
I
I
O
I
I
I/O
I/O
O
O
P
I
P
I/O
I/O
P
P
Description
inhibit 2 output for switching external voltage regulator
inhibit 1 output for switching external voltage regulator
enable input; when HIGH enabled; internal pull-down
supply voltage for V
IO
voltage level adaptation
transmit data input; internal pull-down
transmitter enable input; when HIGH transmitter disabled; internal
pull-up
receive data output
bus guardian enable input; when LOW transmitter disabled; internal
pull-down
standby input; low-power mode when LOW; internal pull-down
data bus line 1 for inner star connection
data bus line 0 for inner star connection
receive data enable output; when LOW bus activity detected
error diagnoses output; when LOW error detected
battery supply voltage
local wake-up input; internal pull-up or pull-down (depends on
voltage at pin WAKE)
ground
bus line minus
bus line plus
supply voltage (+5 V)
buffer supply voltage
© NXP B.V. 2008. All rights reserved.
Symbol Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Preliminary data sheet
Rev. 02 — 26 August 2008
5 of 50