3.3 VOLT TIME SLOT INTERCHANGE
DIGITAL SWITCH
128 x 128
FEATURES:
•
•
•
•
•
•
•
•
•
•
IDT72V8981
128 x 128 channel non-blocking switch
Serial Telecom Bus Compatible (ST-BUS
®
)
4 RX inputs—32 channels at 64 Kbit/s per serial line
4 TX output—32 channels at 64 Kbit/s per serial line
Three-state serial outputs
Microprocessor Interface (8-bit data bus)
3.3V Power Supply
Available in 44-pin Plastic Leaded Chip Carrier (PLCC), and
44-pin Plastic Quad Flatpack (PQFP)
°
°
Operating Temperature Range -40°C to +85°C
3.3V I/O with 5V Tolerant Inputs
outputs, each of which consists of 32 channels (64 Kbit/s per channel) to form
a multiplexed 2.048 Mb/s stream.
FUNCTIONAL DESCRIPTION
A functional block diagram of the IDT72V8981 device is shown below. The
serial streams operate continuously at 2.048 Mb/s and are arranged in 125µs
wide frames each containing 32, 8-bit channels. Four input (RX0-3) and four
output (TX0-3) serial streams are provided in the IDT72V8981 device allowing
a complete 128 x 128 channel non-blocking switch matrix to be constructed.
The serial interface clock (C4i) for the device is 4.096 MHz.
The received serial data is internally converted to a parallel format by the
on chip serial-to-parallel converters and stored sequentially in a 128-position
Data Memory. By using an internal counter that is reset by the input 8 KHz frame
pulse,
F0i,
the incoming serial data streams can be framed and sequentially
addressed.
Data to be output on the serial streams may come from two sources: Data
Memory or Connection Memory. The Connection Memory is 16 bits wide and
DESCRIPTION:
The IDT72V8981 is a ST-BUS
®
compatible digital switch controlled by a
microprocessor. The IDT72V8981 can handle as many as 128, 64 Kbit/s input
and output channels. Those 128 channels are divided into 4 serial inputs and
FUNCTIONAL BLOCK DIAGRAM
C4i
F0i
V
CC
GND
ODE
Timing
Unit
RX0
RX1
RX2
RX3
Output MUX
TX0
Receive
Serial Data
Streams
Data
Memory
Control Register
Connection
Memory
Transmit
Serial Data
Streams
TX1
TX2
TX3
Microprocessor Interface
5702 drw01
DS
CS
R/W A0/
DTA
D0/
A5
D7
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The ST-BUS
is a trademark of Mitel Corp.
AUGUST 2003
DSC-5702/4
1
2003 Integrated Device Technology, Inc.
All rights reserved.
Product specifications subject to change without notice.
IDT72V8981 3.3V Time Slot Interchange
Digital Switch 128 x 128
Commercial Temperature Range
PIN DESCRIPTIONS
SYMBOL
GND
V
CC
NAME
Ground.
V
CC
Data Acknowledgment
(Open Drain)
RX Input 0 to 3
Frame Pulse
Clock
Address 0 to 5
Data Strobe
Read/Write
Chip Select
Data Bus 0 to 7
TX Outputs 0 to 3
(Three-state Outputs)
Output Drive Enable
I/O
DESCRIPTION
Ground Rail.
+3.3 Volt Power Supply.
This active LOW output indicates that a data bus transfer is complete. A pull-up resistor is required at this
output.
Serial data input streams. These streams have 32 channels at data rates of 2.048 Mb/s.
This input identifies frame synchronization signals formatted to ST-BUS
®
specifications.
4.096 MHz serial clock for shifting data in and out of the data streams.
These lines provide the address to IDT72V8981 internal registers.
This is the input for the active HIGH data strobe on the microprocessor interface. This input operates with
CS
to enable the internal read and write generation.
This input controls the direction of the data bus lines (D0-D7) during a microprocessor access.
Active LOW input enabling a microprocessor read or write of control register or internal memories.
These pins provide microprocessor access to data in the internal control register. Connection Memory HIGH,
Connection Memory LOW and data memory.
Serial data output streams. These streams are composed of 32, 64 Kbit/s channels at data rates of 2.048 Mb/s.
This is an output enable for the TX0-3 serial outputs. If this input is LOW, TX0-3 are high-impedance. If this is
HIGH, each channel may still be put into high-impedance by software control.
DTA
RX0-3
O
I
I
I
I
I
I
I
I/O
O
I
F0i
C4i
A0-A5
DS
R/W
CS
D0-D7
TX0-3
ODE
3
IDT72V8981 3.3V Time Slot Interchange
Digital Switch 128 x 128
Commercial Temperature Range
FUNCTIONAL DESCRIPTION (Cont'd)
is split into two 8-bit blocks—Connection Memory HIGH and Connection
Memory LOW. Each location in Connection Memory is associated with a
particular channel in an output stream so as to provide a one-to-one correspon-
dence between Connection and Data Memories. This correspondence allows
for per channel control for each TX output stream.
In Processor Mode, data output on the TX is taken from the Connection
Memory Low and originates from the microprocessor (Figure 2). Where as in
Connection Mode (Figure 1), data is read from Data Memory using the address
in Connection Memory. Data destined for a particular channel on the serial
output stream is read during the previous channel time slot to allow time for
memory access and internal parallel-to-serial conversion.
CONNECTION MODE
In Connection Mode, the addresses of input source for all output channels
are stored in the Connection Memory Low. The Connection Memory Low
locations are mapped to corresponding 8-bit x 32-channel output. The contents
of the Data Memory at the selected address are then transferred to the parallel-
to-serial converters. By having the output channel to specify the input channel
through the Connection Memory, input channels can be broadcast to several
output channels.
PROCESSOR MODE
In Processor Mode the CPU writes data to specific Connection Memory Low
locations which are to be output on the TX streams. The contents of the
Connection Memory Low are transferred to the parallel-to-serial converter one
channel before it is to be output and are transmitted each frame to the output until
it is changed by the CPU.
CONTROL
The Connection Memory High bits (Table 4) control the per-channel
functions available in the IDT72V8981. Output channels are selected into
specific modes such as: Processor mode or Connection mode and Output
Drivers Enabled or in three-state condition.
OUTPUT DRIVE ENABLE (ODE)
The ODE pin is the master three-state output control pin. If the ODE input
is held LOW all TX outputs will be placed in high impedance regardless
Connection Memory High programming. However, if ODE is HIGH, the contents
of Connection Memory High control the output state on a per-channel basis.
DELAY THROUGH THE IDT72V8981
The transfer of information from the input serial streams to the output serial
streams results in a delay through the device. The delay through the
IDT72V8981 device varies according to the combination of input and output
streams and the movement within the stream from channel to channel. Data
received on an input stream must first be stored in Data Memory before it is sent
out.
Data
Memory
Connection
Memory
As information enters the IDT72V8981 it must first pass through an internal
serial-to-parallel converter. Likewise, before data leaves the device, it must
pass through the internal parallel-to-serial converter. This data preparation has
an effect on the channel positioning in the frame immediately following the
incoming frame—mainly, data cannot leave in the same time slot. Therefore,
information that is to be output in the same channel position as the information
is input, relative to the frame pulse, will be output in the following frame.
Whether information can be output during a following timeslot after the
information entered the IDT72V8981 depends on which RX stream the channel
information enters on and which TX stream the information leaves on. This is
caused by the order in which input stream information is placed into Data Memory
and the order in which stream information is queued for output. Table 1 shows
the allowable input/output stream combinations for the minimum two channel
delay.
SOFTWARE CONTROL
If the A5 address line input is LOW then the IDT72V8981 Internal Control
Register is addressed. If A5 input line is high, then the remaining address input
lines are used to select the 32 possible channels per input or output stream. The
address input lines and the Stream Address bits (STA) of the Control register
give the user the capability of selecting all positions of IDT72V8981 Data and
Connection memories. The IDT72V8981 memory mapping is illustrated in
Table 2 and Figure 3.
The data in the control register (Table 3) consists of Memory Select and
Stream Address bits, Split Memory and Processor Mode bits. In Split Memory
mode (Bit 7 of the Control register) reads are from the Data Memory and writes
are to the Connection Memory as specified by the Memory Select Bits (Bits 4
and 3 of the Control Register). The Memory Select bits allow the Connection
Memory HIGH or LOW or the Data Memory to be chosen, and the Stream
Address bits define internal memory subsections corresponding to input or
output streams.
The Processor Enable bit (bit 6) places EVERY output channel on every
output stream in Processor mode; i.e., the contents of the Connection Memory
LOW (CML, see Table 5) are output on the TX output streams once every frame
unless the ODE input pin is LOW. If PE bit is HIGH, then the IDT72V8981
behaves as if bits 2 (Channel Source) and 0 (Output Enable) of every
Connection Memory High (CMH) locations were set to HIGH, regardless of the
actual value. If PE is LOW, then bit 2 and 0 of each Connection Memory High
location operates normally. In this case, if bit 2 of the CMH is HIGH, the associated
TX output channel is in Processor Mode. If bit 2 of the CMH is LOW, then the
contents of the CML define the source information (stream and channel) of the
time slot that is to be switched to an output.
If the ODE input pin is LOW, then all the serial outputs are high-impedance.
If ODE is HIGH, then bit 0 (Output Enable) of the CMH location enables (if HIGH)
or disables (if LOW) the output stream and channel.
RX
Receive
Serial Data
Streams
Transmit
Serial Data
Streams
TX
Receive
Serial Data
Streams
Data
Memory
Connection
Memory
Transmit
Serial Data
Streams
TX
5702 drw06
Microprocessor
5702 drw05
Figure 1. Connection Mode
4
Figure 2. Processor Mode
IDT72V8981 3.3V Time Slot Interchange
Digital Switch 128 x 128
Commercial Temperature Range
INITIALIZATION OF THE IDT72V8981
On initialization or power up, the contents of the Connection Memory High
can be in any state. This is a potentially hazardous condition when multiple TX
outputs are tied together to form matrices. The ODE pin should be held low on
power up to keep all outputs in the high impedance condition until the contents
of the CMH are programmed.
During the microprocessor initialization routine, the microprocessor should
program the desired active paths through the matrices, and put all other channels
into the high impedance state. Care should be taken that no two connected TX
outputs drive the bus simultaneously. With the CMH setup, the microprocessor
controlling the matrices can bring the ODE signal high to relinquish high
impedance state control to the Connection Memory High bits outputs.
TABLE 1 — INPUT STREAM TO OUT- TABLE 2 — ADDRESS MAPPING
PUT STREAM COMBINATIONS THAT
A5 A4 A3 A2 A1 A0 HEX ADDRESS
LOCATION
CAN PROVIDE THE MINIMUM
0 X X X 0 0
00-1F
Control Register
(1)
2-CHANNEL DELAY
1 0 0 0 0 0
20
Channel 0
(2)
Input
0
1
Output Stream
1,2,3
3
1
1
1
1
1
0
•
•
•
0
•
•
•
0
•
•
•
0
•
•
•
1
•
•
•
21
•
•
•
Channel 1
(2)
•
•
•
1
1
1
1
1
3F
Channel 31
(2)
NOTES:
1. Writing to the Control Register is the only fast transaction.
2. Memory and stream are specified by the contents of the Control Register.
Control Register
CR
b
7
CR
b
6
CR
b
5
CR
b
4
CR
b
3
CR
b
2
CR
b
1
CR
b
0
The Control Register is only accessed when A5=0.
All other address bits have no effect when A5=0.
When A5 =1, only 32 bytes are randomly accessable
via A0-A4 at any one instant. Which 32 bytes are
accessed is determined by the state of CRb0 -CRb4.
The 32 bytes correlate to 32 channel of one ST-BUS
stream.
CR
b
4
0
1
1
CR
b
3
1
0
1
Connection Memory High
Connection Memory Low
Data Memory
Channel 0
Channel 0
Channel 0
Channel 0
Channel 1
Channel 1
Channel 1
Channel 1
Channel 2
Channel 2
Channel 2
Channel 2
Channel 31
Channel 31
Channel 31
Channel 31
CR
b
1
0
0
1
1
CR
b
0 Stream
0
0
1
1
0
2
1
3
10000
0
10000
1
10001
0
11111
1
External Address Bits
A5-A0
5702 drw07
Figure 3. Address Mapping
5
Test/Measurement
京公网安备 11010802033920号
EEWORLD
