EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72403L25D

Description
FIFO, 64X4, 34ns, Asynchronous, CMOS, CDIP16, 0.300 INCH, CERDIP-16
Categorystorage    storage   
File Size77KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT72403L25D Overview

FIFO, 64X4, 34ns, Asynchronous, CMOS, CDIP16, 0.300 INCH, CERDIP-16

IDT72403L25D Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeDIP
package instruction0.300 INCH, CERDIP-16
Contacts16
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time34 ns
Other featuresFALL THRU 40NS
Maximum clock frequency (fCLK)25 MHz
period time40 ns
JESD-30 codeR-GDIP-T16
JESD-609 codee0
length20.066 mm
memory density256 bit
Memory IC TypeOTHER FIFO
memory width4
Number of functions1
Number of terminals16
word count64 words
character code64
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64X4
Output characteristics3-STATE
ExportableYES
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply5 V
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum slew rate0.0575 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
width7.62 mm
Base Number Matches1
CMOS PARALLEL FIFO
64 x 4 and 64 x 5
Integrated Device Technology, Inc.
IDT72401
IDT72402
IDT72403
IDT72404
FEATURES:
First-ln/First-Out Dual-Port memory
64 x 4 organization (IDT72401/72403)
64 x 5 organization (IDT72402/72404)
RAM-based FIFO with low falI-through time
Low-power consumption
— Active: 175mW (typ.)
Maximum shift rate — 45MHz
High data output drive capability
Asynchronous and simultaneous read and write
Fully expandable by bit width
Fully expandable by word depth
IDT72403/72404 have Output Enable pin to enable
output data
High-speed data communications applications
High-performance CMOS technology
Available in CERDIP, plastic DIP and SOIC
Military product compliant to MlL-STD-883, Class B
Standard Military Drawing #5962-86846 and
5962-89523 is listed on this function.
Industrial temperature range (–40°C to +85°C) is avail-
able (plastic packages only)
DESCRIPTION:
The IDT72401 and IDT72403 are asynchronous high-
performance First-ln/First-Out memories organized 64 words
by 4 bits. The IDT72402 and IDT72404 are asynchronous
high-performance First-ln/First-Out memories organized as
64 words by 5 bits. The IDT72403 and IDT72404 also have an
Output Enable (
OE
) pin. The FlFOs accept 4-bit or 5-bit data
at the data input (D
0-D3, 4
). The stored data stack up on a first-
in/first-out basis.
A Shift Out (SO) signal causes the data at the next to last
word to be shifted to the output while all other data shifts down
one location in the stack. The Input Ready (IR) signal acts like
a flag to indicate when the input is ready for new data
(IR = HIGH) or to signal when the FIFO is full (IR = LOW). The
IR signal can also be used to cascade multiple devices
together. The Output Ready (OR) signal is a flag to indicate
that the output remains valid data (OR = HIGH) or to indicate
that the FIFO is empty (OR = LOW). The OR can also be used
to cascade multiple devices together.
Width expansion is accomplished by logically ANDing the
IR and OR signals to form composite signals.
Depth expansion is accomplished by tying the data inputs
of one device to the data outputs of the previous device. The
IR pin of the receiving device is connected to the SO pin of the
sending device and the OR pin of the sending device is
connected to the Shift In (SI) pin of the receiving device.
Reading and writing operations are completely asynchro-
nous allowing the FIFO to be used as a buffer between two
digital machines of widely varying operating frequencies. The
45MHz speed makes these FlFOs ideal for high-speed com-
munication and controller applications.
Military grade product is manufactured in compliance with
the latest revision of MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
SI
IR
D
0-3
D
4
(IDT72402
and IDT72404)
MR
INPUT
CONTROL
LOGIC
WRITE POINTER
WRITE MULTIPLEXER
OUTPUT
ENABLE
OE (IDT72403 and
IDT72404)
DATA
IN
MEMORY
ARRAY
DATA
OUT
Q
0-3
Q
4
(IDT72402 and
IDT72404)
MASTER
RESET
READ MULTIPLEXER
READ POINTER
OUTPUT
CONTROL
LOGIC
SO
OR
2747 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1998 Integrated Device Technology, Inc.
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
MAY 1998
DSC-2747/7
1
Explosion-proof electromagnetic flowmeter integrated converter
[align=left][font=宋体][size=10.5pt][font=宋体]Product features: The measurement is not affected by changes in fluid density, viscosity, temperature, pressure and conductivity; there are no obstructing fl...
fhku938 Industrial Control Electronics
EEWORLD University ---- Power Design Tips 32-33: Pay attention to the loop current of SEPIC coupled inductor
Power Design Tips 32-33: Pay attention to the loop current of SEPIC coupled inductor : https://training.eeworld.com.cn/course/484...
dongcuipin Power technology
I'm almost vomiting blood from the compilation. It seems that I have to play with IAR.
Looks like I'm going to play with IAR...
枯恋凡尘 MCU
STM8L151 low power consumption problem
The product I am working on now requires low power consumption, but the low power modes of STM8L need to be awakened by external interrupts. I don’t have external interrupts, so I can’t choose the low...
wenqing870714 stm32/stm8
A problem in the 4*4 keyboard matrix scanning VHDL program, please help
I've been working on my graduation project these past two days, and one of the matrix keyboard scanning issues has confused me a bit. The problem is as follows: Assume that each key in the first row c...
zqzq501311 FPGA/CPLD
Newbie looking for advice
I am a maintenance worker who changed my career. I have been doing Linux maintenance for more than two years. I only have some experience in Linux debugging and shell programming. Now I want to switch...
youngcat82 Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1492  482  2222  2361  888  31  10  45  48  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号