K7J320882M-FC200 datasheet, PDF

Datasheet> All Categories > storage> storage> K7J320882M-FC200

K7J320882M-FC200: DescriptionDDR SRAM, 4MX8, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165; Categorystorage storage; File Size178KB，18 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Parametric Compare View All

K7J320882M-FC200 Overview

DDR SRAM, 4MX8, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165

K7J320882M-FC200 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	LBGA, BGA165,11X15,40
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	200 MHz
I/O type	SEPARATE
JESD-30 code	R-PBGA-B165
length	17 mm
memory density	33554432 bit
Memory IC Type	DDR SRAM
memory width	8
Humidity sensitivity level	1
Number of functions	1
Number of terminals	165
word count	4194304 words
character code	4000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	1.5/1.8,1.8 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum standby current	0.2 A
Minimum standby current	1.7 V
Maximum slew rate	0.55 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

K7J323682M

K7J321882M

K7J320882M

Document Title

1Mx36 & 2Mx18 & 4Mx8 DDR II SIO b2 SRAM

1Mx36-bit, 2Mx18-bit, 4Mx8-bit DDR II SIO b2 SRAM

Revision History

Rev. No.

0.0

0.1

History

1. Initial document.

Pin name change from DLL to Doff

Update JTAG test conditions.

Reserved pin for high density name change from NC to Vss/SA

Delete AC test condition about Clock Input timing Reference Level

Delete clock description on page 2 and add HSTL I/O comment

Deleted R/W control pin description on page 2

Draft Date

July, 15 200 1

Dec, 14 2001

Remark

Advance

Preliminary

0.2

1. Update current characteristics in DC electrical characteristics

2. Change AC timing characteristics

3. Update JTAG instruction coding and diagrams

1. Add AC electrical characteristics.

2. Change AC timing characteristics.

3. Change DC electrical characteristics(I

SB1

)

Change the data Setup/Hold time.

Change the Access Time.(tCHQV, tCHQX, etc.)

Change the Clock Cycle Time.(MAX value of tKHKH)

Change the JTAG instruction coding.

July, 29. 2002

Preliminary

0.3

Sep. 6. 2002

Preliminary

0.4

Oct. 7. 2002

Preliminary

0.5

1. Change the Boundary scan exit order.

2. Change the AC timing characteristics(-25, -20)

3. Correct the Overshoot and Undershoot timing diagrams.

1. Change the JTAG Block diagram

1. Correct the JTAG ID register definition

2. Correct the AC timing parameter (delete the tKHKH Max value)

1. Change the Maximum Clock cycle time.

2. Correct the 165FBGA package ball size.

1. Final spec release

Dec. 16, 2002

Preliminary

0.6

0.7

Dec. 26, 2002

Mar. 20, 2003

Preliminary

0.8

April. 4, 2003

Preliminary

1.0

Oct. 31, 2003

Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the

specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-

tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

-1-

Oct. 2003

Rev 1.0

K7J320882M-FC200 Related Products

	K7J320882M-FC200	K7J320882M-FC250	K7J323682M-FC16T	K7J323682M-FC25T	K7J323682M-FC20T	K7J321882M-FC25T	K7J320882M-FC160
Description	DDR SRAM, 4MX8, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165	DDR SRAM, 4MX8, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165	SRAM	SRAM	SRAM	SRAM	DDR SRAM, 4MX8, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165
Reach Compliance Code	compliant	compliant	unknown	unknown	unknown	unknown	compliant
Base Number Matches	1	1	1	1	1	1	-
Maker	-	-	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG

Recommended Resources

Household carrier telephone circuit-b

Low Cost Low Dropout Linear Regulator Circuit

Power switching circuit diagram

Multifunctional electronic acupoint therapy instrument

Computer motherboard circuit diagram 440GX_40

(Classic) Motorola L7 mobile phone schematic 1/7

The relationship between the four major parameters of RF microwave: [i=s]This post was last edited by Jacktang on 2020-7-14 15:55[/i]Take a two-port network as an example, such as a single transmission line, there are four S parameters: S11, S12, S21, S22. For a recip...; Jacktang Wireless Connectivity

The camera cannot be driven!!!: I have an Acer laptop, the camera is the original one, but it can't be used after I change the system? ? I can't drive it even after downloading the official driver software, it says "the hardware can...; wgmdsf Embedded System

Let's make a super small helicopter: The weight should be light, so it's good to play with it in the office :loveliness:...; shicong RF/Wirelessly

Need your help! Emulator experts please come in!: 0004,ReadVal1 ffff -- WriteVal2 fffd, ReadVal2 ffff -- WriteVal1 0005, ReadVal1 ffff -- WriteVal2 fff7, ReadVal2ffff -- WriteVal10006,ReadVal1ffff--WriteVal2 fffe, ReadVal2 ffff-- WriteVal1 0007, Read...; qianyg Analogue and Mixed Signal

Apply for a trial of the Xilinx FPGA development board: :Laugh:...; wwwvery FPGA/CPLD

DSP basic experiment: light emitting diode display led.c: 1. OSDFPGA configures a dedicated 8-bit register to control the indicator light on and off. The access address is 90080017h. It can be seen from the circuit diagram that the low level lights up.2. Whe...; 灞波儿奔 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components