EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1055_1

Description
Precision, High Speed, JFET Input Operational Amplifiers
File Size261KB,16 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Compare View All

LT1055_1 Overview

Precision, High Speed, JFET Input Operational Amplifiers

LT1055/LT1056
Precision, High Speed,
JFET Input Operational Amplifiers
FEATURES
DESCRIPTIO
Guaranteed
Offset Voltage: 150µV Max
–55°C to 125°C: 500µV Max
Guaranteed
Drift: 4µV/°C Max
Guaranteed
Bias Current
70°C: 150pA Max
125°C: 2.5nA Max
Guaranteed
Slew Rate: 12V/µs Min
Available in 8-Pin PDIP and SO Packages
The LT
®
1055/LT1056 JFET input operational amplifiers
combine precision specifications with high speed perfor-
mance.
For the first time, 16V/µs slew rate and 6.5MHz gain
bandwidth product are simultaneously achieved with off-
set voltage of typically 50µV, 1.2µV/°C drift, bias currents
of 40pA at 70°C and 500pA at 125°C.
The 150µV maximum offset voltage specification is the
best available on any JFET input operational amplifier.
The LT1055 and LT1056 are differentiated by their operat-
ing currents. The lower power dissipation LT1055 achieves
lower bias and offset currents and offset voltage. The
additional power dissipation of the LT1056 permits higher
slew rate, bandwidth and faster settling time with a slight
sacrifice in DC performance.
The voltage-to-frequency converter shown below is one of
the many applications which utilize both the precision and
high speed of the LT1055/LT1056.
For a JFET input op amp with 23V/µs guaranteed slew rate,
refer to the LT1022 data sheet.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
APPLICATIO S
Precision, High Speed Instrumentation
Logarithmic Amplifiers
D/A Output Amplifiers
Photodiode Amplifiers
Voltage-to-Frequency Converters
Frequency-to-Voltage Converters
Fast, Precision Sample-and-Hold
TYPICAL APPLICATIO
4.7k
15V
1Hz to 10kHz Voltage-to-Frequency Converter
3M
0.001 (POLYSTYRENE)
10kHZ
TRIM
5k
OUTPUT
1Hz TO 10kHz
0.005%
LINEARITY
0V TO 10V
INPUT
75k
2
+
33pF
15V
7
LT1056
6
4
–15V
1.5k
NUMBER OF UNITS
0.1µF
22k
3
3.3M
2N3906
= 1N4148
*1% FILM
–15V
0.1µF
THE LOW OFFSET VOLTAGE OF LT1056
CONTRIBUTES ONLY 0.1Hz OF ERROR
WHILE ITS HIGH SLEW RATE PERMITS
10kHz OPERATION.
LM329
LT1055/56 TA01
U
Distribution of Input Offset Voltage
(H Package)
140
120
100
80
60
40
20
0
–400
200
–200
400
0
INPUT OFFSET VOLTAGE (µV)
LT1055/56 TA02
U
U
V
S
=
±15V
T
A
= 25°C
634 UNITS TESTED
FROM THREE RUNS
50% TO
±60µV
10556fc
1

LT1055_1 Related Products

LT1055_1 LT1055ACH LT1055AMH LT1055CH
Description Precision, High Speed, JFET Input Operational Amplifiers Precision, High Speed, JFET Input Operational Amplifiers Precision, High Speed, JFET Input Operational Amplifiers Precision, High Speed, JFET Input Operational Amplifiers
Is it Rohs certified? - incompatible incompatible incompatible
Maker - Linear ( ADI ) Linear ( ADI ) Linear ( ADI )
Parts packaging code - TO-5 TO-5 TO-5
package instruction - TO-5, CAN8,.2 TO-5, CAN8,.2 TO-5, CAN8,.2
Contacts - 8 8 8
Reach Compliance Code - unknow unknow unknow
ECCN code - EAR99 EAR99 EAR99
Amplifier type - OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER
Architecture - VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK
Maximum average bias current (IIB) - 0.00015 µA 0.0025 µA 0.0002 µA
Maximum bias current (IIB) at 25C - 0.0001 µA 0.0001 µA 0.00015 µA
Nominal Common Mode Rejection Ratio - 100 dB 100 dB 98 dB
frequency compensation - YES YES YES
Maximum input offset voltage - 330 µV 500 µV 750 µV
JESD-30 code - O-MBCY-W8 O-MBCY-W8 O-MBCY-W8
JESD-609 code - e0 e0 e0
low-bias - YES YES YES
low-dissonance - YES YES YES
Negative supply voltage upper limit - -20 V -20 V -20 V
Nominal Negative Supply Voltage (Vsup) - -15 V -15 V -15 V
Number of functions - 1 1 1
Number of terminals - 8 8 8
Maximum operating temperature - 70 °C 125 °C 70 °C
Package body material - METAL METAL METAL
encapsulated code - TO-5 TO-5 TO-5
Encapsulate equivalent code - CAN8,.2 CAN8,.2 CAN8,.2
Package shape - ROUND ROUND ROUND
Package form - CYLINDRICAL CYLINDRICAL CYLINDRICAL
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply - +-15 V +-15 V +-15 V
Certification status - Not Qualified Not Qualified Not Qualified
minimum slew rate - 10 V/us 10 V/us 7.5 V/us
Nominal slew rate - 13 V/us 13 V/us 12 V/us
Maximum slew rate - 4 mA 4 mA 4 mA
Supply voltage upper limit - 20 V 20 V 20 V
Nominal supply voltage (Vsup) - 15 V 15 V 15 V
surface mount - NO NO NO
technology - BIPOLAR BIPOLAR BIPOLAR
Temperature level - COMMERCIAL MILITARY COMMERCIAL
Terminal surface - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form - WIRE WIRE WIRE
Terminal location - BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Nominal Uniform Gain Bandwidth - 5000 kHz 5000 kHz 4500 kHz
Minimum voltage gain - 80000 40000 60000
Graduation project - 21-digit digital tube perpetual calendar. It doesn't work. There are pictures and the truth. Forgot to ask for help...
The digital tubes show all 8s and nothing happens. However, my chips are not 74ls47 and 74ls138, but 74ls247 and 74HC138... Also, the 240 ohm resistor driving the digital tubes is replaced with 1K. Is...
woainidjh 51mcu
[Challenging SATA RAID Driver] Is there any expert who is familiar with Intel RAIDAHCI Software - How is Intel Matrix Storage Manager implemented?
Question: (1) Where can I find authoritative Raid information? For example, Intel RAID implementation and code, etc. (2) RAID code documentation under Linux, etc. (3) ASUS has launched RAID drivers an...
lvyiyong Embedded System
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2324  230  2125  2682  933  47  5  43  55  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号