D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
a
FEATURES
1.8 V to 5.5 V Single Supply
Low On Resistance (2.5 Typ)
Low On Resistance Flatness
–3 dB Bandwidth > 200 MHz
Rail-to-Rail Operation
16-Lead TSSOP and SOIC Packages
Fast Switching Times
t
ON
16 ns
t
OFF
10 ns
Typical Power Consumption (< 0.01
TTL/CMOS Compatible
APPLICATIONS
USB 1.1 Signal Switching Circuits
Cell Phones
PDAs
Battery-Powered Systems
Communication Systems
Sample Hold Systems
Audio Signal Routing
Video Switching
Mechanical Reed Relay Replacement
GENERAL DESCRIPTION
CMOS
Low Voltage 4 Quad SPST Switches
ADG711/ADG712/ADG713
FUNCTIONAL BLOCK DIAGRAMS
S1
IN1
D1
S2
IN2
IN2
D2
S3
IN3
IN3
D3
S4
IN4
D4
IN4
D4
D3
S4
IN4
D4
IN1
D1
S2
IN2
D2
S3
IN3
D3
S4
S1
IN1
D1
S2
D2
S3
S1
ADG711
ADG712
ADG713
W)
SWITCHES SHOWN FOR A LOGIC "1" INPUT
The ADG711, ADG712, and ADG713 are monolithic CMOS
devices containing four independently selectable switches. These
switches are designed on an advanced submicron process that
provides low power dissipation yet gives high switching speed,
low on resistance, low leakage currents, and high bandwidth.
They are designed to operate from a single 1.8 V to 5.5 V supply,
making them ideal for use in battery-powered instruments and
with the new generation of DACs and ADCs from Analog
Devices. Fast switching times and high bandwidth make the
parts suitable for switching USB 1.1 data signals and video
signals.
The ADG711, ADG712, and ADG713 contain four independent
single-pole/single-throw (SPST) switches. The ADG711 and
ADG712 differ only in that the digital control logic is inverted.
The ADG711 switches are turned on with a logic low on the
appropriate control input, while a logic high is required to turn
on the switches of the ADG712. The ADG713 contains two
switches whose digital control logic is similar to the ADG711,
while the logic is inverted on the other two switches.
Each switch conducts equally well in both directions when ON.
The ADG713 exhibits break-before-make switching action.
The ADG711/ADG712/ADG713 are available in 16-lead TSSOP
and 16-lead SOIC packages.
PRODUCT HIGHLIGHTS
1. 1.8 V to 5.5 V Single-Supply Operation.
The ADG711, ADG712, and ADG713 offer high perfor-
mance and are fully specified and guaranteed with 3 V and
5 V supply rails.
2. Very Low R
ON
(4.5
W
max at 5 V, 8
W
max at 3 V). At
supply voltage of 1.8 V, R
ON
is typically 35
W
over the
temperature range.
3. Low On Resistance Flatness.
4. –3 dB Bandwidth >200 MHz.
5. Low Power Dissipation.
CMOS construction ensures low power dissipation.
6. Fast t
ON
/t
OFF.
7. Break-Before-Make Switching.
This prevents channel shorting when the switches are con-
figured as a multiplexer (ADG713 only).
8. 16-Lead TSSOP and 16-Lead SOIC Packages.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© 2004 Analog Devices, Inc. All rights reserved.
ADG711/ADG712/ADG713–SPECIFICATIONS
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
On Resistance Match Between
Channels (∆R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
LEAKAGE CURRENTS
Source OFF Leakage I
S
(OFF)
Drain OFF Leakage I
D
(OFF)
Channel ON Leakage I
D
, I
S
(ON)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
DYNAMIC CHARACTERISTICS
2
t
ON
t
OFF
Break-Before-Make Time Delay, t
D
(ADG713 Only)
Charge Injection
Off Isolation
B Version
–40 C to
+25 C
+85 C
0 V to V
DD
2.5
4
4.5
0.05
0.3
1.0
±
0.01
±
0.1
±
0.01
±
0.1
±
0.01
±
0.1
Unit
V
Ω
typ
Ω
max
Ω
typ
Ω
max
Ω
typ
Ω
max
nA typ
nA max
nA typ
nA max
nA typ
nA max
V min
V max
µA
typ
µA
max
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
dB typ
dB typ
dB typ
MHz typ
pF typ
pF typ
pF typ
µA
typ
µA
max
1
(V
DD
= +5 V
10%, GND = 0 V. All specifications
–40 C to +85 C unless otherwise noted.)
Test Conditions/Comments
V
S
= 0 V to V
DD
, I
S
= –10 mA;
Test Circuit 1
V
S
= 0 V to V
DD
, I
S
= –10 mA
V
S
= 0 V to V
DD
, I
S
= –10 mA
V
DD
= +5.5 V;
V
S
= 4.5 V/1 V, V
D
= 1 V/4.5 V;
Test Circuit 2
V
S
= 4.5 V/1 V, V
D
= 1 V/4.5 V;
Test Circuit 2
V
S
= V
D
= 1 V, or 4.5 V;
Test Circuit 3
0.5
±
0.2
±
0.2
±
0.2
2.4
0.8
0.005
±
0.1
11
16
6
10
6
1
3
–58
–78
–90
200
10
10
22
0.001
1.0
V
IN
= V
INL
or V
INH
Channel-to-Channel Crosstalk
Bandwidth –3 dB
C
S
(OFF)
C
D
(OFF)
C
D
, C
S
(ON)
POWER REQUIREMENTS
I
DD
NOTES
1
Temperature range: B Version: –40°C to +85°C.
2
Guaranteed by design, not subject to production test.
Specifications subject to change without notice.
R
L
= 300
Ω,
C
L
= 35 pF,
V
S
= 3 V; Test Circuit 4
R
L
= 300
Ω,
C
L
= 35 pF,
V
S
= 3 V; Test Circuit 4
R
L
= 300
Ω,
C
L
= 35 pF,
V
S1
= V
S2
= 3 V; Test Circuit 5
V
S
= 2 V; R
S
= 0
Ω,
C
L
= 1 nF;
Test Circuit 6
R
L
= 50
Ω,
C
L
= 5 pF, f = 10 MHz
R
L
= 50
Ω,
C
L
= 5 pF, f = 1 MHz;
Test Circuit 7
R
L
= 50
Ω,
C
L
= 5 pF, f = 10 MHz;
Test Circuit 8
R
L
= 50
Ω,
C
L
= 5 pF; Test Circuit 9
V
DD
= +5.5 V
Digital Inputs = 0 V or 5 V
–2–
REV. A
SPECIFICATIONS
1
(V
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
ADG711/ADG712/ADG713
DD
= +3 V
10%, GND = 0 V. All specifications –40 C to +85 C unless otherwise noted.)
B Version
–40 C to
+25 C
+85 C
0 V to V
DD
5.5
8
0.3
2.5
Unit
V
Ω
typ
Ω
max
Ω
typ
Ω
max
Ω
typ
nA typ
nA max
nA typ
nA max
nA typ
nA max
V min
V max
µA
typ
µA
max
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
dB typ
dB typ
dB typ
MHz typ
pF typ
pF typ
pF typ
µA
typ
µA
max
Test Conditions/Comments
5
0.1
On Resistance Match Between
Channels (∆R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
LEAKAGE CURRENTS
Source OFF Leakage I
S
(OFF)
Drain OFF Leakage I
D
(OFF)
Channel ON Leakage I
D
, I
S
(ON)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
DYNAMIC CHARACTERISTICS
2
t
ON
t
OFF
Break-Before-Make Time Delay, t
D
(ADG713 Only)
Charge Injection
Off Isolation
V
S
= 0 V to V
DD
, I
S
= –10 mA;
Test Circuit 1
V
S
= 0 V to V
DD
, I
S
= –10 mA
V
S
= 0 V to V
DD
, I
S
= –10 mA
V
DD
= +3.3 V;
V
S
= 3 V/1 V, V
D
= 1 V/3 V;
Test Circuit 2
V
S
= 3 V/1 V, V
D
= 1 V/3 V;
Test Circuit 2
V
S
= V
D
= 1 V, or 3 V;
Test Circuit 3
±
0.01
±
0.1
±
0.01
±
0.1
±
0.01
±
0.1
±
0.2
±
0.2
±
0.2
2.0
0.4
0.005
±
0.1
13
20
7
12
7
1
3
–58
–78
–90
200
10
10
22
0.001
1.0
V
IN
= V
INL
or V
INH
Channel-to-Channel Crosstalk
Bandwidth –3 dB
C
S
(OFF)
C
D
(OFF)
C
D
, C
S
(ON)
POWER REQUIREMENTS
I
DD
NOTES
1
Temperature range: B Version: –40°C to +85°C.
2
Guaranteed by design, not subject to production test.
Specifications subject to change without notice.
R
L
= 300
Ω,
C
L
= 35 pF,
V
S
= 2 V; Test Circuit 4
R
L
= 300
Ω,
C
L
= 35 pF,
V
S
= 2 V; Test Circuit 4
R
L
= 300
Ω,
C
L
= 35 pF,
V
S1
= V
S2
= 2 V; Test Circuit 5
V
S
= 1.5 V; R
S
= 0
Ω,
C
L
= 1 nF;
Test Circuit 6
R
L
= 50
Ω,
C
L
= 5 pF, f = 10 MHz
R
L
= 50
Ω,
C
L
= 5 pF, f = 1 MHz;
Test Circuit 7
R
L
= 50
Ω,
C
L
= 5 pF, f = 10 MHz;
Test Circuit 8
R
L
= 50
Ω,
C
L
= 5 pF; Test Circuit 9
V
DD
= +3.3 V
Digital Inputs = 0 V or 3 V
REV. A
–3–
ADG711/ADG712/ADG713
ABSOLUTE MAXIMUM RATINGS
1
(T
A
= +25°C unless otherwise noted)
V
DD
to GND . . . . . . . . . . . . . . . . . . . . . . . . . . .–0.3 V to +6 V
Analog, Digital Inputs
2
. . . . . . . . . . . –0.3 V to V
DD
+0.3 V or
30 mA, Whichever Occurs First
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . . 30 mA
Peak Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . –40°C to +85°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
TSSOP Package, Power Dissipation . . . . . . . . . . . . . 430 mW
θ
JA
Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 150°C/W
θ
JC
Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . 27°C/W
SOIC Package, Power Dissipation . . . . . . . . . . . . . . . 520 mW
θ
JA
Thermal Impedance . . . . . . . . . . . . . . . . . . . . 125°C/W
θ
JC
Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 42°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . . 215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220°C
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 kV
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability. Only one absolute
maximum rating may be applied at any one time.
2
Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be
limited to the maximum ratings given.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the ADG711/ADG712/ADG713 feature proprietary ESD protection circuitry, permanent
damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
ORDERING GUIDE
Model
ADG711BR
ADG711BR-REEL
ADG711BR-REEL7
ADG711BRU
ADG711BRU-REEL
ADG711BRU-REEL7
ADG712BR
ADG712BR-REEL
ADG712BR-REEL7
ADG712BRU
ADG712BRU-REEL
ADG712BRU-REEL7
ADG712BRUZ*
ADG712BRUZ-REEL*
ADG712BRUZ-REEL7*
ADG713BR
ADG713BR-REEL
ADG713BR-REEL7
ADG713BRU
ADG713BRU-REEL
ADG713BRU-REEL7
*Z
= Pb-free part.
Temperature Range
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
Package Description
Standard Small Outline (SOIC)
Standard Small Outline (SOIC)
Standard Small Outline (SOIC)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Standard Small Outline (SOIC)
Standard Small Outline (SOIC)
Standard Small Outline (SOIC)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Standard Small Outline (SOIC)
Standard Small Outline (SOIC)
Standard Small Outline (SOIC)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Thin Shrink Small Outline (TSSOP)
Package Option
R-16
R-16
R-16
RU-16
RU-16
RU-16
R-16
R-16
R-16
RU-16
RU-16
RU-16
RU-16
RU-16
RU-16
R-16
R-16
R-16
RU-16
RU-16
RU-16
–4–
REV. A
京公网安备 11010802033920号
EEWORLD
