RSB6RP15150918 datasheet, PDF - EEWORLD Datasheet

RSB6RP15150918: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector terminals; File Size172KB，3 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

RSB6RP15150918 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Manufacturer's serial number	RSB6
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	15
Rated current	20 A
Rated voltage	300 V
safety certificate	UL
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	14 AWG
Base Number Matches	1

Replacing the Camera Battery: This is an early entry-level Nikon SLR, which is now obsolete, and even the battery is out of print. Although it is an old camera with only 6 million pixels, the picture quality is still very good. Al...; 王达业 Making friends through disassembly

Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP: When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...; chinatonglian Embedded System

Do you know the eight important knowledge points of FPGA design?: 1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...; xyd18025265652 FPGA/CPLD

(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board: Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...; EEWORLD社区 MCU

Find a job!: Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...; zyc002002 Embedded System

[Xilinx Technical Q&A] Frequency of back-end placement and routing: Q: How do you determine the highest operating frequency of the system before back-end layout and routing? Is it a gradual increase or is there a calculation formula? After synthesis? The integrated ST...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components