530BC150M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530BC150M000DG

530BC150M000DG: DescriptionLVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, 150MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size454KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BC150M000DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530BC150M000DG	-	-	View	Buy Now

530BC150M000DG Overview

LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, 150MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BC150M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	compliant
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	150 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.85mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	0.35 ns
Maximum slew rate	98 mA
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

transistor voltage amplifier ac current

Thyristor controlled AC stabilized power supply circuit 2

Battery charger circuit diagram

Circuit diagram of boost DCDC converter using HS7076

fencing game circuit

Single chip 1000Hz sawtooth wave circuit

Help: Which one is faster, the PC's parallel port (LPT1) or the serial port? Thank you!: I would like to ask: Which is more stable, the parallel port (LPT1) or the serial port of a PC? Which is faster? The parallel port (LPT1) can be used as an I/O port, right? Also, please give me a webs...; panyi1012 Embedded System

Implementation of Sampling Method to Improve the Accuracy of ADC Module of TMS320F2812: Introducing a high-precision AD measurement method...; 3108009184 Test/Measurement

Popular must-read! Can't these 20 amplifier Q&A selections help you solve your problems?: If you want to learn analog circuit technology, you can't get around the amplifier.In the Amplifier section of our ADI Chinese Technical Forum, thousands of technical questions and expert answers from...; EEWORLD社区 Power technology

Can any experts please tell me what solution should be adopted in this situation?: Use SYMBOL to collect barcode data, and then transfer it to the PC database via wireless LAN. What solution is generally used?...; cdp820 Embedded System

Fudan Micro FM1935 self-polling door lock development information: Fudan Micro FM1935 self-polling door lock development information...; Jacktang Domestic Chip Exchange

Help, how can Xilinx suppress the RAM shift register with taps similar to Altera: [i=s] This post was last edited by koanzhongxue on 2014-8-27 15:25 [/i] Hello, teachers: I have recently been working on an FPGA project, porting the project from the Altera platform to the Xilinx pla...; koanzhongxue FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components