S E M I C O N D U C T O R
DG211, DG212
SPST 4 Channel Analog Switch
Description
The DG211 and DG212 are low cost, CMOS monolithic,
Quad SPST analog switches. These can be used in general
purpose switching applications for communications,
instrumentation, process control and computer peripheral
equipment. Both devices provide true bidirectional
performance in the ON condition and will block signals to
30V peak-to-peak in the OFF condition. The DG211 and
DG212 differ only in that the digital control logic is inverted,
as shown in the truth table.
December 1993
Features
• Switches
±15V
Analog Signals
• TTL Compatibility
• Logic Inputs Accept Negative Voltages
• R
ON
≤175Ω
Ordering Information
PART
NUMBER
DG211CJ
DG212CJ
DG211CY
DG212CY
TEMPERATURE
RANGE
0
o
C to +70
o
C
0
o
C to +70
o
C
0
o
C to +70
o
C
0
o
C to +70
o
C
PACKAGE
16 Lead Plastic DIP
16 Lead Plastic DIP
16 Lead SOIC (N)
16 Lead SOIC (N)
Pinout
DG211, DG212
(PDIP, SOIC)
TOP VIEW
Functional Diagrams
DG211
S
1
IN
1
IN
1
D
1
S
2
IN
2
D
2
S
3
IN
3
D
3
S
4
IN
4
D
4
IN
4
D
4
IN
3
D
3
S
4
IN
2
D
2
S
3
D
1
S
2
DG212
S
1
IN
1
D
1
S
1
1
2
3
16 IN
2
15 D
2
14 S
2
13 V+ (SUB-
-
STRATE)
12 V
L
(+5V)
11 S
3
10 D
3
9 IN
3
V- 4
GND
S
4
D
4
IN
4
5
6
7
8
NOTES:
1. Four SPST switches per package.
2. Switches shown for logic “1” input
TRUTH TABLE
LOGIC
0
1
DG211
ON
OFF
DG212
OFF
ON
Logic “0”
≤0.8V,
Logic “1”
≥
2.4V
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
Copyright
©
Harris Corporation 1993
File Number
3118
9-25
Specifications DG211, DG212
Absolute Maximum Ratings
V+ to V-. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44V
V
IN
to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V-, V+
V
L
to Ground. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V, 25V
V
S
or V
D
to V+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0, -36V
V
S
or V
D
to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0, 36V
V+ to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25V
V- to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-25V
Current, any Terminal Except S or D . . . . . . . . . . . . . . . . . . . . 30mA
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
Peak Current, S or D (Pulsed at 1ms, 10% Duty Cycle Max). . . .70mA
Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . . . . . +300
o
C
Storage Temperature Range . . . . . . . . . . . . . . . . . -65
o
C to +125
o
C
Thermal Information
Thermal Resistance
θ
JA
Plastic DIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
o
C/W
SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
o
C/W
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150
o
C
Operating Temperature . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to +70
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Electrical Specifications
PARAMETERS
DYNAMIC CHARACTERISTICS
Turn-On Time, t
ON
Turn-Off Time,
t
OFF1
t
OFF2
Source OFF Capacitance, C
S(OFF)
Drain OFF Capacitance, C
D(OFF)
V+ = +15V, V- = -15V, V
L
= +5V, GND, T
A
= +25
o
C
(NOTE 1)
MIN
(NOTE 2)
TYP
TEST CONDITIONS
MAX
UNITS
See Figure 1
V
S
= 10V, R
L
= 1kΩ, C
L
= 35pF
-
460
1000
ns
-
-
V
S
= 0V, V
IN
= 5V, f = 1MHz (Note 2)
V
D
= 0V, V
IN
= 5V, f = 1MHz (Note 2)
V
D
= V
S
= 0V, V
IN
= 0V, f = 1MHz (Note 2)
-
-
-
V
IN
= 5V, R
L
= 1kΩ, C
L
= 15pF, V
S
= 1V
RMS
,
f = 100kHz (Note 2)
-
-
360
450
5
5
16
70
90
500
-
-
-
-
-
-
ns
ns
pF
pF
pF
dB
dB
Channel ON Capacitance, C
D
+
S(ON)
OFF Isolation, OIRR (Note 4)
Crosstalk (Channel to Channel), CCRR
INPUT
Input Current with Voltage High, I
INH
V
IN
= 2.4V
V
IN
= 15V
Input Current with Voltage Low, I
INL
SWITCH
Analog Signal Range, V
ANALOG
Drain Source On Resistance, R
DS(ON)
V- = -15V, V
L
= +5V
V
D
=
±10V,
V
IN
= 2.4V (DG212)
I
S
= 1mA, V
IN
= 0.8V (DG211)
V
IN
= 2.4V (DG211)
V
IN
= 0.8V (DG212)
V
S
= 14V, V
D
= -14V
V
S
= -14V, V
D
= 14V
Drain OFF Leakage Current, I
D(OFF)
V
S
= -14V, V
D
= 14V
V
S
= 14V, V
D
= -14V
Drain ON Leakage Current, I
D(ON)
(Note 3)
V
S
= V
D
= -14V, V
IN
= 0.8V (DG211)
V
IN
= 2.4V (DG212)
V
IN
= 0V
-1.0
-
-1.0
-0.0004
0.003
-0.0004
-
1.0
-
µA
µA
µA
-15
-
-
150
15
175
V
Ω
Source OFF Leakage Current, I
S(OFF)
-
-5.0
-
-5.0
-
-5.0
0.01
-0.02
0.01
-0.02
0.1
-0.15
5.0
-
5.0
-
5.0
-
nA
nA
nA
nA
nA
nA
9-27
Specifications DG211, DG212
Electrical Specifications
PARAMETERS
POWER SUPPLY CHARACTERISTICS
Positive Supply Current, I+
Negative Supply Current, I-
Logic Supply Current, I
L
V
IN
= 0V and 2.4V
-
-
-
0.1
0.1
0.1
10
10
10
µA
µA
µA
V+ = +15V, V- = -15V, V
L
= +5V, GND, T
A
= +25
o
C
(Continued)
(NOTE 1)
MIN
(NOTE 2)
TYP
TEST CONDITIONS
MAX
UNITS
NOTES:
1. The algebraic convention whereby the most negative value is a minimum, and the most positive is a maximum, is used in this data sheet.
2. For design reference only, not 100% tested.
3. I
D(ON)
is leakage from driver into ON switch.
V
S
4. OFFIsolation
=
20 log
,V
S
=
InputtoOFFswitch,V
D
=
output
V
D
5. Switching times only sampled.
Test Circuits
Switch output waveform shown for V
S
= constant with logic
input waveform as shown. Note the V
S
may be + or - as per
switching time test circuit. V
O
is the steady state output with
switch on. Feedthrough via gate capacitance may result in
spikes at leading and trailing edge of output waveform.
LOGIC
*
INPUT (IN
1
)
t
R
< 20ns
t
F
< 20ns
SWITCH
V
INPUT
S
0.9 V
O
SWITCH
OUTPUT (V
O
)
0V
t
OFF1
0V
0.9 V
O
0.9 V
O
t
ON
t
OFF2
V
O
= V
S
R
L
R
L
+ R
DS(ON)
+5V
V
L
SWITCH
INPUT
V
S
= 10V
IN
1
R
L
1kΩ
+15V
V+
SWITCH
OUTPUT
V
O
C
L
36pF
S
1
D
1
50%
LOGIC
INPUT
GND
V+
-15V
(REPEAT TEST FOR
IN
2
, IN
3
AND IN
4
)
* Logic shown for DG211. Invert for DG212.
FIGURE 1. SWITCHING TIME TEST WAVEFORMS
FIGURE 2. SWITCHING TIME TEST CIRCUIT
9-28
京公网安备 11010802033920号
EEWORLD
