SP5768
SP5768
3.0 GHz Low Phase Noise Frequency Synthesiser
September 2005
Features
•
•
•
•
•
•
•
•
•
•
•
Complete 3.0GHz single chip system
Optimised for low phase noise, with comparison
frequencies up to 4 MHz
No RF prescaler
Selectable reference division ratio
Reference frequency output
Selectable charge pump current
Integrated loop amplifier
Four switching ports
Low power replacement for SP5658 and 5668
Downwards software compatible with SP5658
ESD protection, (Normal ESD handling
procedures should be observed)
Ordering Information
SP5768KG/MP1T
16 Pin SOIC
SP5768/KG/MP2T
16 Pin SOIC*
SP5768/KG/MP1S
16 Pin SOIC
SP5768/KG/MP2S
16 Pin SOIC*
*Pb Free Matte Tin
Tape & Reel
Tape & Reel
Tubes
Tubes
Description
The SP5768 is a single chip frequency synthesiser
designed for tuning systems up to 3.0GHz and is
optimized for low phase noise with comparison
frequencies up to 4 MHz.
The RF programmable divider contains a front end dual
modulus 16/17 functioning over the full operating range
and allows for coarse tuning in the upconverter
application and fine tuning in the downconverter.
Comparison frequencies are obtained either from a
crystal controlled on-chip oscillator or from an external
source. A buffered reference frequency output is also
available to drive a second SP5768.
The device also contains 4 switching ports.
Applications
•
TV, VCR and Cable tuning systems
•
Communications systems
REF
13 BIT
COUNT
RF INPUT
16/17
4 BIT
COUNT
REFERENCE
DIVIDER
CRYSTAL CAP
CRYSTAL
CHARGE PUMP
DRIVE
17 BIT LATCH
6 BIT LATCH
DATA
CLOCK
ENABLE
DATA
INTERFACE
5 BIT
LATCH & PORT/
TEST MODE
INTERFACE
PORT P0/OP
PORT P1/OC
PORT P2
PORT P3
Figure 1 - SP5768 block diagram
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2001-2005, Zarlink Semiconductor Inc. All Rights Reserved.
1
SP5768
Absolute Maximum Ratings
All voltages are referred to Vee at 0V
Characteristic
Supply voltage, Vcc
RF input voltage
RF input DC offset
Port voltage
Charge pump DC offset
Varactor drive DC offset
Crystal DC offset
Buffered ref output
Data, clock & enable
DC offset
Storage temperature
Junction temperature
MP16 thermal resistance,
chip to ambient
chip to case
Power consumption at
Vcc=5.5V
ESD protection
Pin
12
13,14
13,14
7,8,9,10
1
16
2,3
11
5,6,4
-0.3
-0.3
-0.3
-0.3
-0.3
-0.3
-0.3
-55
Min
-0.3
Typ
Max
7
2.5
V cc+0.3
V cc+0.3
V cc+0.3
V cc+0.3
V cc+0.3
V cc+0.3
V cc+0.3
+125
+150
80
20
138
2
Units
V
Vp-p
V
V
V
V
V
V
V
°C
°C
°C/W
°C/W
mW
kV
All ports off
Mil-std 883B latest revision
method 3015 cat.1.
Differential
Conditions
Functional description
The SP5768 contains all the elements necessary, with
the exception of a frequency reference, loop filter and
external high voltage transistor, to control a varicap
tuned local oscillator, so forming a complete PLL
frequency synthesised source. The device allows for
operation with a high comparison frequency and is
fabricated in high speed logic, which enables the
generation of a loop with excellent phase noise
performance, even with high comparison frequencies.
The package and pin allocation is shown in Figure 1 and
the block diagram in Figure 2.
The SP5768 is controlled by a standard 3-wire bus
comprising data, clock and enable inputs. The
programming word contains 28 bits, four of which are
used for port selection, 17 to set the programmable
divider ratio, four bits to select the reference division
ratio, bits RD & R0-R2, see Table 2, two bits to set
charge pump current, bit C0 and C1, see Table 1, and
the remaining bit to access test modes, bit T0, see
Table 3. The programming format is shown in Figure 4.
The clock input is disabled by an enable low signal, data
is therefore only loaded into the internal shift registers
during an enable high and is clocked into the controlling
buffers by an enable high to low transition. This load is
also synchronised with the programmable divider so
giving smooth fine tuning.
The RF signal is fed to an internal preamplifier, which
provides gain and reverse isolation from the divider
signals. The output of the preamplifier is fed to the 17 bit
fully programmable counter, which is of MN+A
architecture. The M counter is 13 bit and the A counter
4
The output of the programmable counter is fed to the
phase comparator where it is compared in both phase
and frequency domain with the comparison frequency.
This frequency is derived either from the on board
crystal controlled oscillator or from an external reference
source. In both cases the reference frequency is divided
down to the comparison frequency by the reference
divider which is programmable into1 of 16 ratios as
descried in Table 2.
The output of the phase detector feeds the charge
pump and loop amplifier section, which when used with
an external high voltage transistor and loop filter
integrates the current pulses into the varactor line
voltage. The charge pump current setting is described
in Table 1,
A buffered crystal reference frequency suitable for
driving further synthesisers is available from Pin 11. If
not required this output can be disabled by connecting
to Vcc
The programmable divider output divided by 2, Fpd/2
and comparison frequency, Fcomp can be switched to
ports P0 and P1 respectively by switching the device
into test mode. The test modes are described in Table
3.
4
京公网安备 11010802033920号
EEWORLD
