BD243AU datasheet, PDF - EEWORLD Datasheet

BD243AU: Description6 A, 60 V, NPN, Si, POWER TRANSISTOR, TO-220AB; CategoryDiscrete semiconductor The transistor; File Size157KB，4 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric View All

BD243AU Overview

6 A, 60 V, NPN, Si, POWER TRANSISTOR, TO-220AB

Parameter Name	Attribute value
Maker	Motorola ( NXP )
package instruction	FLANGE MOUNT, R-PSFM-T3
Reach Compliance Code	unknown
ECCN code	EAR99
Shell connection	COLLECTOR
Maximum collector current (IC)	6 A
Collector-emitter maximum voltage	60 V
Configuration	SINGLE
Minimum DC current gain (hFE)	15
JEDEC-95 code	TO-220AB
JESD-30 code	R-PSFM-T3
Number of components	1
Number of terminals	3
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Polarity/channel type	NPN
Maximum power consumption environment	65 W
Certification status	Not Qualified
surface mount	NO
Terminal form	THROUGH-HOLE
Terminal location	SINGLE
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	3 MHz

Challenges in Nanoelectrical Measurements: Before researchers can attempt to make sensitive measurements, they must also understand some of the challenges of nanoelectrical measurements. These challenges include:Basic principles of measurement...; Jack_ma Test/Measurement

Is the latest generation of ARM CPU Cortex? I want to learn more.: The "MCU New Trends - Cortex M0/M3/M4 Industry Application Theme Seminar"and the second "Embedded and Internet of Things" theme forum of China Embedded System Industry Associationare initiated by Chin...; tope Industrial Control Electronics

Clock chip driver problem: Based on nios; i2c bus device; written clock chip driver; can't read the correct time; the first time it is written, it can't be written, and the system immediately crashes; the second time it can be ...; shamuwhale Embedded System

FPGA Design Issues: I would like to ask, when doing FPGA design, the functions and timing simulations of each underlying submodule are correct, but the top-level module simulation is wrong (that is, the individual submod...; shuxueaw FPGA/CPLD

When processing this signal, how do we calculate Z if we know the coordinates of Z-1, Z0, and Z1?: Page 8 of the attachment manual says that the index value of point Z is obtained by interpolating Z-1, Z0, and Z1. How should the interpolation of these three points Z-1, Z0, and Z1 be performed?...; littleshrimp Integrated technical exchanges

Game joystick use: I'm going to make a remote control thing with someone recently. I'm going to use the joystick on the game console to control the motor movement. After removing the joystick, I looked up some informati...; boyhaisong Microchip MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components