MS Package ......................................................... 150°C
Storage Temperature Range
DD Package............................................ –65°C to 125°C
MS Package ........................................... –65°C to 150°C
Lead Temperature (Soldering, 10 sec) ................. 300°C
PIN CONFIGURATION
TOP VIEW
P1
P3
P9
V
EE
REF
1
2
3
4
5
10 M1
9 M3
8 M9
7 V
CC
6 OUT
P1
P3
P9
V
EE
REF
1
2
3
4
5
TOP VIEW
10
9
8
7
6
M1
M3
M9
V
CC
OUT
DD PACKAGE
10-LEAD (3mm × 3mm) PLASTIC DFN
EXPOSED PAD CONNECTED TO V
EE
PCB
CONNECTION OPTIONAL
T
JMAX
= 125°C,
θ
JA
= 43°C/W
MS PACKAGE
10-LEAD PLASTIC MSOP
T
JMAX
= 150°C,
θ
JA
= 230°C/W
ORDER INFORMATION
LEAD FREE FINISH
LT1991CDD#PBF
LT1991ACDD#PBF
LT1991IDD#PBF
LT1991AIDD#PBF
LT1991HDD#PBF
LT1991CMS#PBF
LT1991ACMS#PBF
LT1991IMS#PBF
LT1991AIMS#PBF
LT1991HMS#PBF
TAPE AND REEL
LTCT1991CDD#TRPBF
LT1991ACDD#TRPBF
LT1991IDD#TRPBF
LT1991AIDD#TRPBF
LT1991HDD#TRPBF
LT1991CMS#TRPBF
LT1991ACMS#TRPBF
LT1991IMS#TRPBF
LT1991AIMS#TRPBF
LT1991HMS#TRPBF
PART MARKING*
LBMM
LBMM
LBMM
LBMM
LBMM
LTQD
LTQD
LTQD
LTQD
LTQD
PACKAGE DESCRIPTION
10-Lead (3mm × 3mm) Plastic DFN
10-Lead (3mm × 3mm) Plastic DFN
10-Lead (3mm × 3mm) Plastic DFN
10-Lead (3mm × 3mm) Plastic DFN
10-Lead (3mm × 3mm) Plastic DFN
10-Lead Plastic MSOP
10-Lead Plastic MSOP
10-Lead Plastic MSOP
10-Lead Plastic MSOP
10-Lead Plastic MSOP
TEMPERATURE RANGE
–40°C to 85°C
–40°C to 85°C
–40°C to 85°C
–40°C to 85°C
–40°C to 125°C
–40°C to 85°C
–40°C to 85°C
–40°C to 85°C
–40°C to 85°C
–40°C to 125°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *Temperature grades are identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
1991fg
2
LT1991
ELECTRICAL CHARACTERISTICS
SYMBOL
ΔG
PARAMETER
Gain Error
The
l
denotes the specifications which apply over the operating
temperature range of 0°C to 70°C for C-grade parts and –40°C to 85°C for I-grade parts, otherwise specifications are at T
A
= 25°C.
Difference amplifier configuration, V
S
= 5V, 0V or ±15V; V
CM
= V
REF
= half supply, unless otherwise noted.
CONDITIONS
V
S
= ±15V, V
OUT
= ±10V; R
L
= 10k
G = 1; LT1991A
G = 1; LT1991
G = 3 or 9; LT1991A
G = 3 or 9; LT1991
V
S
= ±15V; V
OUT
= ±10V; R
L
= 10k
V
S
= ±15V; V
OUT
= ±10V; R
L
= 10k
V
S
= ±15V; V
CM
= ±15.2V
G = 9; LT1991A
G = 3; LT1991A
G = 1; LT1991A
Any Gain; LT1991
P1/M1 Inputs
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
P1/M1 Inputs, P9/M9 Connected to REF
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
P3/M3 Inputs
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
P9/M9 Inputs
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
MIN
TYP
MAX
±0.04
±0.08
±0.06
±0.12
UNITS
%
%
%
%
ppm
ppm/°C
dB
dB
dB
dB
GNL
ΔG/ΔT
CMRR
Gain Nonlinearity
Gain Drift vs Temperature (Note 6)
Common Mode Rejection Ratio,
Referred to Inputs (RTI)
1
0.3
80
75
75
60
–28
–0.5
0.75
–60
–14
–1.5
–15.2
0.5
0.95
–15.2
0.85
1.0
15
15
25
25
0.3
2.5
50
50
0.35
0.07
0.25
0.05
180
46
100
93
90
70
10
3
V
CM
Input Voltage Range (Note 7)
27.6
5.1
2.35
60
16.8
7.3
15.2
4.2
1.95
15.2
3.9
1.9
50
135
80
160
100
200
150
250
1
5
7.5
500
750
1000
1500
V
V
V
V
V
V
V
V
V
V
V
V
μV
μV
μV
μV
μV
μV
μV
μV
μV/°C
nA
nA
pA
pA
pA
pA
μV
P-P
μV
RMS
μV
P-P
μV
RMS
nV/√Hz
nV/√Hz
V
OS
Op Amp Offset Voltage (Note 8)
LT1991AMS, V
S
= 5V, 0V
LT1991AMS, V
S
= ±15V
LT1991MS
LT1991DD
ΔV
OS
/ΔT
IB
I
OS
Op Amp Offset Voltage Drift (Note 6)
Op Amp Input Bias Current (Note 11)
Op Amp Input Offset Current (Note 11)
LT1991A
LT1991
Op Amp Input Noise Voltage
0.01Hz to 1Hz
0.01Hz to 1Hz
0.1Hz to 10Hz
0.1Hz to 10Hz
G = 1; f = 1kHz
G = 9; f = 1kHz
l
l
e
n
Input Noise Voltage Density
1991fg
3
LT1991
ELECTRICAL CHARACTERISTICS
SYMBOL
R
IN
PARAMETER
Input Impedance (Note 10)
The
l
denotes the specifications which apply over the operating
temperature range of 0°C to 70°C for C-grade parts and –40°C to 85°C for I-grade parts, otherwise specifications are at T
A
= 25°C.
Difference amplifier configuration, V
S
= 5V, 0V or ±15V; V
CM
= V
REF
= half supply, unless otherwise noted.
CONDITIONS
P1 (M1 = Ground)
P3 (M3 = Ground)
P9 (M9 = Ground)
M1 (P1 = Ground)
M3 (P3 = Ground)
M9 (P9 = Ground)
l
l
l
l
l
l
l
l
l
l
l
l
l
l
MIN
630
420
350
315
105
35
TYP
900
600
500
450
150
50
0.01
0.02
0.02
0.04
0.3
–30
MAX
1170
780
650
585
195
65
0.04
0.06
0.08
0.12
3
UNITS
kΩ
kΩ
kΩ
kΩ
kΩ
kΩ
%
%
%
%
ppm/°C
ppm/°C
dB
V
mV
mV
mV
mV
mV
mV
mA
mA
mA
mA
kHz
kHz
kHz
kHz
μs
μs
μs
μs
μs
μs
V/μs
V/μs
ΔR
Resistor Matching (Note 9)
450k Resistors, LT1991A
Other Resistors, LT1991A
450k Resistors, LT1991
Other Resistors, LT1991
ΔR/ΔT
PSRR
V
OUT
Resistor Temperature Coefficient (Note 6) Resistor Matching
Absolute Value
Power Supply Rejection Ratio
Minimum Supply Voltage
Output Voltage Swing (to Either Rail)
No Load
V
S
= 5V, 0V
V
S
= 5V, 0V
V
S
= ±15V
1mA Load
V
S
= 5V, 0V
V
S
= 5V, 0V
V
S
= ±15V
V
S
= ±1.35V to ±18V (Note 8)
105
135
2.4
40
2.7
55
65
110
225
275
300
l
l
l
l
l
l
150
I
SC
Output Short-Circuit Current (Sourcing)
Output Short-Circuit Current (Sinking)
Drive Output Positive;
Short Output to Ground
Drive Output Negative;
Short Output to V
S
or Midsupply
G=1
G=3
G=9
f = 10kHz
G = 1; 0.1V Step; 10% to 90%
G = 9; 0.1V Step; 10% to 90%
G = 1; V
S
= 5V, 0V; 2V Step
G = 1; V
S
= 5V, 0V; –2V Step
G = 1; V
S
= ±15V, 10V Step
G = 1; V
S
= ±15V, –10V Step
V
S
= 5V, 0V; V
OUT
= 1V to 4V
V
S
= ±15V; V
OUT
= ±10V; V
MEAS
= ±5V
V
S
= 5V, 0V
V
S
= ±15V
8
4
8
4
12
21
110
78
40
560
3
8
42
48
114
74
BW
–3dB Bandwidth
GBWP
t
r
, t
f
t
s
Op Amp Gain Bandwidth Product
Rise Time, Fall Time
Settling Time to 0.01%
SR
I
s
Slew Rate
Supply Current
l
l
l
l
0.06
0.08
0.12
0.12
100
130
110
150
160
210
μA
μA
μA
μA
1991fg
4
LT1991
ELECTRICAL CHARACTERISTICS
SYMBOL
ΔG
PARAMETER
Gain Error
The
l
denotes the specifications which apply over the operating
temperature range of –40°C to 125°C for H-grade parts, otherwise specifications are at T
A
= 25°C. Difference amplifier configuration,
V
S
= 5V, 0V or ±15V; V
CM
= V
REF
= half supply, unless otherwise noted.
CONDITIONS
V
S
= ±15V, V
OUT
= ±10V; R
L
= 10k
G=1
G = 3 or 9
V
S
= ±15V; V
OUT
= ±10V; R
L
= 10k
V
S
= ±15V; V
OUT
= ±10V; R
L
= 10k
V
S
= ±15V; V
CM
= ±15.2V
G=9
G=3
G=1
P1/M1 Inputs
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
P1/M1 Inputs, P9/M9 Connected to REF
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
P3/M3 Inputs
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
P9/M9 Inputs
V
S
= ±15V; V
REF
= 0V
V
S
= 5V, 0V; V
REF
= 2.5V
V
S
= 3V, 0V; V
REF
= 1.25V
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
l
MIN
TYP
MAX
±0.08
±0.12
UNITS
%
%
ppm
ppm/°C
dB
dB
dB
GNL
ΔG/ΔT
CMRR
Gain Nonlinearity
Gain Drift vs Temperature (Note 6)
Common Mode Rejection Ratio,
Referred to Inputs (RTI)
1
0.3
77
70
70
–28
–0.5
0.75
–60
–14
–1.5
–15.2
0.5
0.95
–15.2
0.85
1.0
25
25
0.3
2.5
50
0.35
0.07
0.25
0.05
180
46
100
93
90
10
3
V
CM
Input Voltage Range (Note 7)
27.6
5.1
2.35
60
16.8
7.3
15.2
4.2
1.95
15.2
3.9
1.9
100
285
150
295
1
5
25
1000
4500
V
V
V
V
V
V
V
V
V
V
V
V
μV
μV
μV
μV
μV/°C
nA
nA
pA
pA
μV
P-P
μV
RMS
μV
P-P
μV
RMS
nV/√Hz
nV/√Hz
V
OS
Op Amp Offset Voltage (Note 8)
LT1991MS
LT1991DD
ΔV
OS
/ΔT
IB
I
OS
Op Amp Offset Voltage Drift (Note 6)
Op Amp Input Bias Current (Note 11)
Op Amp Input Offset Current (Note 11)
Op Amp Input Noise Voltage
0.01Hz to 1Hz
0.01Hz to 1Hz
0.1Hz to 10Hz
0.1Hz to 10Hz
G = 1; f = 1kHz
G = 9; f = 1kHz
P1 (M1 = Ground)
P3 (M3 = Ground)
P9 (M9 = Ground)
M1 (P1 = Ground)
M3 (P3 = Ground)
M9 (P9 = Ground)
e
n
R
IN
Input Noise Voltage Density
Input Impedance (Note 10)
l
l
l
l
l
l
l
l
l
l
630
420
350
315
105
35
900
600
500
450
150
50
0.02
0.04
0.3
–30
1170
780
650
585
195
65
0.08
0.12
3
kΩ
kΩ
kΩ
kΩ
kΩ
kΩ
%
%
ppm/°C
ppm/°C
1991fg
ΔR
ΔR/ΔT
Resistor Matching (Note 9)
450k Resistors
Other Resistors
Resistor Temperature Coefficient (Note 6) Resistor Matching
Dr. Kunshan Lin, Vice President of Greater China Business Strategy Development, Global Application Specialty Products Division, Texas Instruments (TI)[img]http://community.ti.com/cn/cfs-filesystemfile...
[size=14px][size=2]The development history of filters---Any device that is capable of signal processing can be called a filter. In modern telecommunications equipment and various control systems, filt...
The update interrupt initialization configuration of the stm32 advanced timer TIM1 is not much different from that of the ordinary timer. What needs to be paid attention to is the configuration of TI...[Details]
When the domestic discussion about "ZTE being banned" was hot, Alibaba officially announced the acquisition of chip supplier
Zhongtianwei
, but the investment amount was not disclosed. At t...[Details]
0. Preparation First use st-link to connect the stm32 core board and PC for burning St-link Stm32 3.3V 3.3V GND GND SWDIO PART SWCLK DCLK Then connect with USB serial port board to v...[Details]
The goal of this article is to build a TCP client based on the previous project that can ping the PC, and can actively send data to the PC, and can also send and receive data with the PC, and display...[Details]
In the development of artificial intelligence, talent reserve is undoubtedly an important part. Artificial intelligence should be a bottom-level technology that can be deeply embedded in any indust...[Details]
At the beginning of the new year of 2018, after the release of the national photovoltaic policy, we found that the state’s support for village-level poverty alleviation power stations has not weake...[Details]
The article is written for LPC2148, but it is also applicable to Samsung's 44B0 chip. You only need to select S3C44B0 as the corresponding CPU when selecting it. JLINK debugging experience un...[Details]
The day before yesterday, another mainland technology company submitted a prospectus to the Hong Kong Stock Exchange. The company is called "Jia Nan Creative (hereinafter referred to as 'Jia Nan')"...[Details]
On May 16, in response to
the public opinion storm caused by
Lenovo's
"
5G
voting" incident,
Lenovo
Holdings Chairman and
Lenovo
Group Founder Liu Chuanzhi, Lenovo Gr...[Details]
The key is the configuration of registers. The T1 timer (16 bits) of CC2530 needs to configure three registers: T1CTL, T1STAT, IRCON Here is just a brief introduction. For more details, please refer ...[Details]
Use common anode digital tube and independent keyboard to connect P1 and P2 ports of single chip to realize answering machine The procedure is as follows: #include reg52.h void delay(unsigned char n)...[Details]
****************************************************************** 1. The operand is in register, R0--R7 2. Operands are in internal RAM 3. Operands are in external RAM But they are all similar. For ...[Details]
One addend is in the on-chip RAM 40H, 41H, 42H units, the other addend is in the on-chip RAM 43H, 44H, 45H, and the sum is stored in the 50H, 51H, 52H units, with the carry bit stored in 00H. Please ...[Details]
MCS-51 single-chip microcomputer timer/counter experiment programming program Programming requirements: 1. Connect a light-emitting diode LED to the P1.0 pin, light up for two seconds, turn off for o...[Details]
Assume that both the augend NA and the addend NB are three-byte compressed BCD codes, which are stored in the internal RAM units 20H~22H and 30H~32H, respectively, with the low digit first and the hi...[Details]
Talking about work
京公网安备 11010802033920号
EEWORLD
