EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65142F1-440Y

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP78, CERAMIC, DFP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size247KB,26 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65142F1-440Y Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP78, CERAMIC, DFP-78

BU-65142F1-440Y Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts78
Reach Compliance Codeunknown
Address bus width11
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL STD 1553
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CDFP-F78
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Maximum seat height5.33 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches1
BU-65142 and BUS-65142 SERIES*
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU).
The device is based upon two DDC
custom ICs, which includes two
monolithic bi-polar low power trans-
ceivers and one CMOS protocol
containing data buffers and timing
control logic. It supports all 13 mode
codes for dual redundant operation,
any combination of which can be ille-
galized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BUS-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its
small
hermetic
package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BUS-65142 ideal for
most MIL-STD-1553 applications
requiring hardware or microprocessor
subsystems.
FEATURES
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version Available
High Reliability Screening Available
*
(Note:
BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
Beginner's guide to OSTimeDly(1); issues regarding delay
I am a beginner in ucos, but I have not been able to find the way. I don't know how to learn it well. I have been studying for a week and have not made any progress. Although I understand some things,...
longbiao831 Embedded System
R7F0C80212 suite trial development environment construction 1---cubesuite+ software installation
In this event, I was very lucky to get the R7F0C80212 development kit, but due to the busy project work, I have not been able to spare time to carefully evaluate the R7F0C80212. Now that the work has ...
yang_alex Renesas Electronics MCUs
Design of Continuous Modulation Mode Power Factor Corrector
The traditional method of obtaining DC voltage from a 220V AC power grid through uncontrolled rectification has been widely used in power electronics technology. Its advantages are simple structure, l...
zbz0529 Power technology
Quartues 2 simulation teshbench unexpectedly has a problem
After QUARYUS2 -TOOL-RUN EDA SIMULATION TOOL, the following error message appears when running ModelSim 6.5. I hope experts can give me some advice. Q385157936For example,ModelSim may displaythe follo...
lvben5d FPGA/CPLD
How to remove the warning when generating IP core in planahead
When I generate an IP core in planahead, there is always a warning that I can't get rid of: [sim 0] Verilog simulation file type 'Behavioral' is not valid for this core. Overriding with simulation fil...
weibyboy FPGA/CPLD
Quad-core CPU Research
I am planning to make a handheld device with Android 4.2 or above, low power consumption, and industrial-grade chips. Now I am choosing between IMX6Q and S5E4412. I feel that the power consumption of ...
pangjian118114 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2533  29  2225  286  615  51  1  45  6  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号