BR27APTTEB2000F datasheet, PDF

Datasheet> All Categories > Passive components> The resistor> BR27APTTEB2000F

BR27APTTEB2000F: DescriptionArray/Network Resistor, Bussed, Metal Glaze/thick Film, 1W, 200ohm, 25V, 1% +/-Tol, 200ppm/Cel, Surface Mount, 3512, BGA, ROHS COMPLIANT; CategoryPassive components The resistor; File Size235KB，2 Pages; ManufacturerKOA Speer; Websitehttp://www.koaspeer.com/; Environmental Compliance

Download Datasheet Parametric View All

BR27APTTEB2000F Overview

Array/Network Resistor, Bussed, Metal Glaze/thick Film, 1W, 200ohm, 25V, 1% +/-Tol, 200ppm/Cel, Surface Mount, 3512, BGA, ROHS COMPLIANT

BR27APTTEB2000F Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	SMT, 3512
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
Component power consumption	0.05 W
The first element resistor	200 Ω
JESD-609 code	e3
Installation features	SURFACE MOUNT
Network Type	BUSSED
Number of components	1
Number of functions	18
Number of terminals	27
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	1.15 mm
Package length	9 mm
Package shape	RECTANGULAR PACKAGE
Package form	SMT
Package width	3 mm
method of packing	TR, EMBOSSED PLASTIC
Rated power dissipation(P)	1 W
Rated temperature	70 °C
resistance	200 Ω
Resistor type	ARRAY/NETWORK RESISTOR
size code	3512
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	200 ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal shape	BALL
Tolerance	1%
Operating Voltage	25 V
Base Number Matches	1

Preview

Download Datasheet

View All

bga resistor networks

resistors

features

•

Virtually eliminates channel capacitance,

a primary cause of reduced system performance

•

Eases routing design of DDR SDRAM termination

•

High precision ±1% is standard

•

Saves board space and high density mounting

•

Marking: Black body color with white marking (cut-out)

•

Products with lead-free terminations meet EU RoHS

requirements. EU RoHS regulation is not intended for

Pb-glass contained in electrode, resistor element and glass.

dimensions and construction

Size

Code

BR27A

BR36S

.039±.010

(1.0±0.25)

.039±.010

(1.0±0.25)

Dimensions

inches

(mm)

øD

.026±.002

(0.67±0.05)

.026±.002

(0.67±0.05)

.020±.010

(0.50±0.25)

.020±.010

(0.50±0.25)

.045±.006

(1.15±0.15)

.045±.006

(1.15±0.15)

Coplanarity

Ceramic Marking Inner

Electrode

Substrate

Protective

Coating

Lead-Free

Solder

øD

.354±.006

(9.0±0.15)

.087 Max.

(9.0±0.15)

.118±.006

(3.0±0.15)

.006 Max.

.157±.006

(0.15 Max.)

(4.0±0.15)

Resistive

Tinning Ball Film

(Cu core)

circuit schematic

..... R

BR27A

BR36S

ordering information

New Part #

Type

Number of

Terminals

27: 27 Terminal

36: 36 Terminal

Circuit

Symbol

A: Parallel

network

S: Separate

Terminal

Pitch

P: 1 mm

Termination

Material

T: Sn

TEB

Packaging

TEB:

8 mm pitch

embossed

plastic

1001

Nominal

Resistance

±1%: 3 significant

figures + multiplier

“R” indicates

decimal on values

<100Ω

Resistance

Tolerance

F: ±1%

For further information on packaging, please refer to Appendix A.

Specifications given herein may be changed at any time without prior notice. Please confirm technical specifications before you order and/or use.

12/28/10

KOA Speer Electronics, Inc.

• 199 Bolivar Drive • Bradford, PA 16701 • USA • 814-362-5536 • Fax: 814-362-8883 • www.koaspeer.com

Recommended Resources

Electronic amusement machine principle circuit diagram

Production circuit of automatic controller for home appliances 02

30W feedback transformer switching power supply circuit diagram

High-efficiency pulse width modulation regulated power supply circuit diagram composed of NE555

Philippe 28GR6776 color TV power supply circuit

Single junction transistor square wave generating circuit

cpld\fpga\verilog hdl video tutorial: cpld\fpga\verilog hdl video tutorials: Getting Started: Lecture 1, FPGA Design Fundamentals (PDF, video) Lecture 2, FPGA Design Getting Started (video, homework) Lecture 3: Verilog HDL Fundamentals (P...; 676797119 FPGA/CPLD

Merkel presents Xi Jinping with a map of China drawn by Germany in 1735 (Photo): Please see the link: [url]http://news.sohu.com/20140330/n397448032.shtml[/url] Does anyone have a detailed introduction to this map? Where can I find a clear picture like the one on TV?...; wangfuchong Talking

How good is EXP430FR5739?: How good is 430FR5739? I think I need to test it. So posting is a must....; mcu430 Microcontroller MCU

The Ultimate Notebook Hardware Architecture Tutorial: The Ultimate Notebook Hardware Architecture Tutorial...; simonprince Analog electronics

Doubts about an example program in NDIS protocol driver?: When looking at the ndisprot example under DDK, there is a control code like this: Waiting for a global event. This global variable will be set when the binding is completed. Where is this global even...; lishixin Embedded System

18. "Ten Thousand Miles" Raspberry Pi Car——Makefile Learning: [i=s]This post was last edited by lb8820265 on 2021-12-13 23:43[/i]I have introduced the motor driver C++ code before , and used Makefile for multi-file compilation. I didn’t want to learn it in depth...; lb8820265 Creative Market

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components