530JC158M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530JC158M000DG

530JC158M000DG: DescriptionCMOS Output Clock Oscillator, 158MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JC158M000DG Overview

CMOS Output Clock Oscillator, 158MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JC158M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	158 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Simple Differential Temperature Sensor

Analog signal isolator circuit using optocoupler

Power supply circuit diagram of AST-TE1438 EGA color display

waveform generator

Remote control stepless dimming light circuit

Three-phase motor two-speed 2Y/△ connection speed regulating circuit (3)

About USB HOST PORT3 on Marvell PXA310: I can use USB HOST PORT 2 (OTG) normally on 310, but when using USB HOST PORT 3, the terminal outputs the following information usb 1-3: new full speed USB device using pxa27x-ohci and address 84 usb ...; xuan0912 Embedded System

Summary of classic techniques in PCB design (Part 2): [b]1. Protel VS PowerPCB[/b] I worked with a PADS engineer for half a month. At that time, I was doing technical support for Protel. Both of us might become agents of Veribest in the next step, so we ...; yuandayuan6999 PCB Design

MSP430f5 series, use ADC12 module to measure the internal temperature of the chip: volatile long temp; volatile long IntDegF; volatile long IntDegC;int main(void) {WDTCTL = WDTPW + WDTHOLD;// Stop WDTADC12CTL0 = ADC12SHT0_8 + ADC12REFON + ADC12ON;// Internal ref = 1.5VADC12CTL1 = AD...; 闻风小城 Microcontroller MCU

When I open the MCU burning software STC-ISP, a program installation error occurs, as shown below. How can I solve it?: When I open the MCU burning software STC-ISP, a program installation error occurs, as shown below. How can I solve it? [img]C:\Users\xing\Desktop\Untitled.png[/img]...; 30419089 51mcu

Establishment of ZigBee Coordinator Network: [color=#b4a284][font=Arial, Helvetica, simsun, u5b8bu4f53]Establishment of ZigBee Coordinator Network[/font][/color] [p=25, 2, left][color=rgb(180, 162, 132)][font=Arial, Helvetica, simsun, u5b8bu4f53...; wateras1 RF/Wirelessly

Please help, which universal joint should I buy for electric racing this year?: Please help, which universal joint should I buy for electric racing this year?...; somnus。 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components