BU-65142-560W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65142-560W

BU-65142-560W: DescriptionMicro Peripheral IC; CategoryThe embedded processor and controller Microcontrollers and processors; File Size219KB，24 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65142-560W Overview

Micro Peripheral IC

BU-65142-560W Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	compliant
Base Number Matches	1

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU)

packaged in a small 1.9" x 2.1"

hybrid. The device is based upon

two DDC custom ICs, which

includes two monolithic bi-polar low

power transceivers and one CMOS

protocol containing data buffers

and timing control logic. It supports

all 13 mode codes for dual redun-

dant operation, any combinaion of

which can be illegalized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series

special features. A 14-bit built-in-

test word register stores RTU infor-

mation, and sends it to the Bus

Controller in response to the Mode

Command Transmit Bit Word. The

BUS-65142 Series performs contin-

uous on-line wraparound self-test,

and provides four error flags to the

host CPU. Inputs are provided for

host CPU control of 6 bits of the

RTU Status Word.

Its small hermetic package, -55°C

to +125°C operating temperature

range, and complete RTU operation

make the BUS-65142 ideal for most

MIL-STD-1553 applications requir-

ing hardware or microprocessor

subsystems.

FEATURES

•

Complete Intergrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version

Available

•

High Reliability Screening

Available

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

Photoelectric pulse generating circuit

Constant voltage driven bridge sensor circuit composed of OP amplifier feedback loop

Low dropout three-terminal voltage regulator MC33269 circuit diagram

Use relays to make electric current limiters

Gain Programmable Isolation Amplifier 1

555 DC conversion four boost source circuits

Purgatory Legend-Phase-Locked Loop War: [align=left]After the previous learning, I believe you have mastered the basic operation of the software and the basic design process. Next, we will start to learn the FPGA on-chip clock management un...; 梦翼师兄 FPGA/CPLD

TL437x-EVM Evaluation Board Test Manual (1): Preface This guide document is applicable to the development environment: Windows development environment: Windows 7 64bit, Windows 10 64bit Linux development environment: Ubuntu 14.04.3 64bit Virtual...; Tronlong小分队 ARM Technology

Help: Clock signal is disturbed: The 2k clock signal receives interference, and the interference signal frequency is about 5khz. Which filtering method is better? I considered using capacitors before, but it would cause the leading a...; cryptowings Embedded System

The difference and usage of reg and wire types in Verilog: R eg is equivalent to a storage unit, and wire is equivalent to a physical connectionThe physical data of variables in Verilog are divided into linear and register types. The bit width of these two ty...; eeleader FPGA/CPLD

How to select the currently used network transmission device under Windows CE?: I am using CE 5 to develop a PDA that can access the Internet via WIFI, GPRS and ActiveSync. When all three devices are connected, the PDA always chooses WIFI first to transmit data. If the AP connect...; userchen Embedded System

SensorTile stlink usage: 1. Among the development tools, stutily is a program as easy to use as flashmagic. It can directly write binary files to the specified memory location, compare the space location in the memory, and ed...; fyaocn MEMS sensors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components