BU-65142D2-800S datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65142D2-800S

BU-65142D2-800S: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, QIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size265KB，28 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65142D2-800S Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, QIP-78

BU-65142D2-800S Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	QFP
package instruction	QIP,
Contacts	78
Reach Compliance Code	compliant
Address bus width	11
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CQIP-P78
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.33 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	300k Rad(Si) V
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-65142 series*

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BU-65142 Series is a Hi-Rel

radiation tolerent complete dual

redundant MIL-STD-1553 Remote

Terminal Unit (RTU). The device is

based upon two DDC custom ICs,

which includes two monolithic bi-

polar low power transceivers and

one RiCmos protocol containing

data buffers and timing control logic.

It supports all 13 mode codes for dual

redundant operation, any combina-

tion of which can be illegalized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BU-65142 Series spe-

cial features. A 14-bit built-in-test

word register stores RTU information,

and sends it to the Bus Controller in

response to the Mode Command

Transmit Bit Word. The BU-65142

Series performs continuous on-line

wraparound self-test, and provides

four error flags to the host CPU.

Inputs are provided for host CPU con-

trol of 6 bits of the RTU Status Word.

Its integrated hermetic package,

-55°C to +125°C operating tempera-

ture range, and complete RTU opera-

tion make the BU-65142 ideal for

MIL-STD-1553 applications requiring

hardware or microprocessor subsys-

tems.

FEATURES

•

Radiation Tolerant to 300 krad

•

Complete Integrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Multiple Ordering Options;

+5V (Only), +5V/-15V, and +5V/-12V

•

Direct Interface to Systems With

No Processor

•

Space Qualified

•

High Reliability Screening

(Note:

BU-65142 is NOT recommended for new design, consult factory or local representative for more information)

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

D-RAD

FIGURE 1. BU-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

The oscillation process of the multivibrator c

DC motor loss of excitation and overcurrent protection circuit

Conversion of delta connection three-phase motor to single-phase operation circuit

Line current limiting circuit diagram

The most practical basic diagram circuit 48 - one-phase overcurrent protection circuit

Basic op amp symbols and power connections

Streaming driver loading, a strange problem 1: When the streaming driver is loaded, why doesn't the serial port driver call the com_powerup function when the computer is turned on? In theory, the POWERUP function of all streaming drivers will be c...; liuchangjun1981 Embedded System

J-link problem cannot be refreshed, please help me find out where the setting is wrong: [i=s] This post was last edited by argox on 2016-9-26 10:19 [/i]The processor of the board is AT91SAM9G25. I am a novice and don't know what the problem is or if there is something wrong with the sett...; argox ARM Technology

Is there an API to turn off touch sound on WinCE?: As the title says: Is there an API to turn off touch sound on WinCE? ? ? ?...; rainfeng Embedded System

How to write the Windows driver for cp2102: Due to work needs, I wrote a cp2102 windows driver. Now I have finished writing read and write, and a simple model has been produced. But I am not very familiar with whether my driver needs to handle ...; zry113 Embedded System

How to avoid PCB design pitfalls?: [i=s]This post was last edited by cb51 on 2014-8-29 13:56[/i] For an electronic engineer, circuit design is a basic skill. However, even if the circuit schematic is perfect, if you do not understand a...; cb51 PCB Design

Some embarrassing things about writing code recently: There are many new things when I write code recently... Haha 1. I used to write case...endcase as a select statement in C language, which caused many errors when compiled. I thought how could such a s...; chenzhufly FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components