EEWORLDEEWORLDEEWORLD

Part Number

Search

3809814620410

Description
Board Connector, 20 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Receptacle,
CategoryThe connector    The connector   
File Size131KB,1 Pages
ManufacturerStelvio Kontek SpA
Download Datasheet Parametric View All

3809814620410 Overview

Board Connector, 20 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Receptacle,

3809814620410 Parametric

Parameter NameAttribute value
Reach Compliance Codecompli
body width0.079 inch
subject depth0.315 inch
body length1.575 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH
Contact completed and terminatedGOLD FLASH
Contact point genderMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
DIN complianceNO
Dielectric withstand voltage500VAC V
Filter functionNO
IEC complianceNO
Insulation resistance5000000000 Ω
insulator materialNYLON
JESD-609 codee4
MIL complianceNO
Plug contact pitch0.079 inch
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
Plating thicknessFLASH inch
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.157 inch
Terminal pitch2 mm
Termination typeSOLDER
Total number of contacts20
Base Number Matches1
FPGA Multiplier
I want to learn about the multiplier part, but I can't find the multiplier part in the routine of the development board. I have opened every routine and still can't find the multiplier. Is there any r...
1nnocent FPGA/CPLD
Quartus2 simulation can not produce waveform
I use quaratus2 to do waveform simulation. There is no problem with compilation and code, but the waveform cannot be simulated. It prompts the error code: Error: (vsim_3170) Could not find 'work.PPQ_v...
Mr.Sensitive FPGA/CPLD
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator Part 2
[b]Custom frame of signal generator[/b] [color=#000][size=15px]From the previous experimental purpose, we know that we need to use the serial port to control the parameters of the waveform. Generally ...
芯航线跑堂 FPGA/CPLD
How do you analyze the DC blocking function of capacitors?
If a large capacitor is connected in series after an AC input, the output on the other leg of the capacitor will be the same as the AC input.If a large capacitor is connected in series after a DC inpu...
mamagoose Analog electronics
After the microcontroller is connected to the computer via a USB cable, the problem of "unrecognized USB device" appears
After the microcontroller is connected to the computer via a USB cable, the problem of "unrecognizable USB device" appears. I wanted to imitate Atom's one-click download circuit and make a minimum sys...
反倒是fdsf stm32/stm8
Logic Levels Explained
Detailed explanation of logic level 1. TTL level (what is TTL level): Output high level>2.4V, output low level=2.0V, input low levelcmos 3.3v), level conversion is required when connecting to each oth...
liuyong1989 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1309  1452  214  2871  679  27  30  5  58  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号