BU-61843F3-362L datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-61843F3-362L

BU-61843F3-362L: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, 0.155 INCH HEIGHT, CERAMIC, FP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size701KB，60 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61843F3-362L Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, 0.155 INCH HEIGHT, CERAMIC, FP-72

BU-61843F3-362L Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	QFP
package instruction	QFF,
Contacts	72
Reach Compliance Code	compliant
Address bus width	16
boundary scan	NO
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; MCAIR; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-F72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	3.94 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-6174X/6184X/6186X

Make sure the next

Card you purchase

has...

ENHANCED MINIATURE ADVANCED

COMMUNICATIONS ENGINE

FEATURES

•

Fully Integrated 1553A/B Notice 2,

McAir, STANAG 3838 Interface Terminal

•

Compatible with Mini-ACE (Plus)

and ACE Generations

•

Choice of :

RT or BC/RT/MT In Same Footprint

- RT or BC/RT/MT with 4K RAM

- BC/RT/MT with 64K RAM, and RAM

parity

•

Choice of 5V or 3.3V Logic

•

5V Transceiver with 1760 and McAir

Compatible Options

•

Comprehensive Built-In Self-Test

DESCRIPTION

The Enhanced Miniature Advanced Communications Engine

(Enhanced Mini-ACE) family of MIL-STD-1553 terminals provide com-

plete interfaces between a host processor and a 1553 bus, and integrate

dual transceiver, protocol logic, and 4K words or 64K words of RAM.

These terminals are nearly 100% footprint and software compatible

with the previous generation Mini-ACE (Plus) terminals, and are soft-

ware compatible with the older ACE series.

They are powered by a choice of 5V or 3.3V logic. Multiprotocol sup-

port of MIL-STD-1553A/B and STANAG 3838, including versions

incorporating McAir compatible transmitters, is provided. There is a

choice of 10, 12, 16, or 20 MHz clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with

a set of 20 instructions. This provides an autonomous means of

implementing multi-frame message scheduling, message retry

schemes, data double buffering, asynchronous message insertion,

and reporting to the host CPU. The Enhanced Mini-ACE incorporates

a fully autonomous built-in self-test, which provides comprehensive

testing of the internal protocol logic and/or RAM.

The RT offers the same choices of subaddress buffering as the ACE

and Mini-ACE (Plus), along with a global circular buffering option,

50% rollover interrupt for circular buffers, an interrupt status queue,

and an "Auto-boot" option to support MIL-STD-1760.

These terminals provide the same flexibility in host interface configu-

rations as the ACE/Mini-ACE, along with a reduction in the host

processor's worst case holdoff time.

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

•

Flexible Processor/Memory Interface,

with Reduced Host Wait Time

•

Choice of 10, 12, 16, or 20 MHz Clock

•

Highly Autonomous BC with

Built-In Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor

- Selection by Address, T/R Bit,

Subaddress

- Command and Data Stacks

- 50% and 100% Stack Rollover

Interrupts

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7234

2000 Data Device Corporation

Recommended Resources

Intermittent control circuit

AV-501 type power amplifier circuit

Different grounding system circuit diagrams for different power systems

LED driver CAT3606 application circuit diagram

Variable filter circuit with cut-off frequency 1HZ-1KHZ

Rolling code radio remote control circuit (TH150/TH150A, B)

Update pyboard firmware using STM32CubeProgrammer: In the past, when updating the pyboard (STM32) firmware, ST's Dfuse software was usually used under Windows. However, Dfuse software is no longer updated and can only be run under Windows system, whic...; dcexpert MicroPython Open Source section

Recommended books on embedded development (IV) --- Principles of embedded computer system design: [align=center][size=5][b]Principles of Embedded Computer System Design[/b][/size][/align] [align=left][size=4]With the rapid development of electronic technology, for electronic engineers, there are v...; tiankai001 Download Centre

NIOS II development learning experience and methods: The popularity of FPGA applications and the flexibility of NIOS II system have attracted more and more people to learn and use it. We are very happy and encouraged. The forum has become a place for co...; fengfeng FPGA/CPLD

nrf2401 suddenly broke down. Please help me if you encounter this problem.: It's like this. After I successfully debugged nrf2401, I accidentally removed the VCC power line of nrf2401 at the receiving end. After I connected VCC, the successful experimental phenomenon disappea...; wanyisq Microcontroller MCU

How to enhance the anti-static ESD function of PCB copy board: In the design of PCB boards, the anti-ESD design of PCBs can be achieved through layering, proper layout and installation. In the design process, most design modifications can be limited to adding or ...; yuandayuan6999 PCB Design

I used FPGA to detect temperature with DHT11, but why did it report an error when running?: I originally planned to use FPGA to write a small function to detect the temperature with DHT11 and display it. After writing it, the program reported an error and I couldn’t find out why it was wrong...; chibizhentan FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components