531UC858M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UC858M000DG

531UC858M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC858M000DG Overview

CMOS/TTL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC858M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	858 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fluorescent lamp electronic ballast circuit 7

Braking circuits for two electric motors that are mechanically linked to each other

Fish tank thermostat circuit

Telephone intercom circuit

Keyed dimmer light circuit (2)

TA8859 pillow calibration circuit

vxworks6.8+QT for vxworks4.8.5, you know!: I have vxworks6.8 (including windml5.3, workbench3.2) and QT4.8.5 commercial version source code (everywhere version, supports vxworks and other platforms). If you need it, please contact QQ: 51741023...; viva0287 Real-time operating system RTOS

How to burn 2410 applet into NAND FLASH?: I wrote a small display control program. How do I burn it into NAND flash? Do I need to use any boot? Or is there a simpler way? Thank you....; weicunshang Embedded System

Problems with using PLL in FPGA: The altera cycloneIII FPGA has a problem when setting the PLL. The generated PLL module has four ports: areset, inclk0, c0, locked. The crystal clock input pin is directly connected to inclk0, and a P...; eeleader FPGA/CPLD

Ask the experts: How should I get started?: I want to learn how to develop a driver program under Linux. How can I do it? I have a basic knowledge of C and am learning Linux system. I need your advice urgently. Thank you very much....; thingwind Embedded System

Broadband DDC simulation: I need help, is there any way to generate a linear frequency modulated input signal for broadband DDC implemented in FPGA and perform functional simulation in Quartus? I am very troubled by this now, ...; zhenpeng25 FPGA/CPLD

Grounding issues in design.: [list] [*][font=inherit][backcolor=initial][font=inherit][backcolor=white][font=inherit][font=inherit][align=left][size=14pt]Grounding is undoubtedly one of the most difficult issues in system design....; youluo Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components