531FA1410M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531FA1410M00DG

531FA1410M00DG: DescriptionLVDS Output Clock Oscillator, 1410MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA1410M00DG Overview

LVDS Output Clock Oscillator, 1410MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA1410M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1410 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

BTL power amplifier circuit

Light chain circuit that glows along the four sides and from the inside out

5V/12V converter circuit

Switching regulated power supply circuit for FM lamps

PS618/608, UTS-A66/702-A, WTC6 maintenance color pictures (1)

Computer motherboard circuit diagram 810 3_10

DIY Smart Home MP3 Super Alarm Clock - Preparation Materials: 1. Information on MP3 chip VS1003B. Currently, the most comprehensive information on the Internet is the most widely used MP3 chip. The price is 12.5, and the cost performance is good. I have decided ...; fengzhang2002 Microcontroller MCU

Flash burning problem: Everything runs fine when downloaded to RAM under CCS3.3, but the version of FBTC642.out is wrong when downloaded with FLASHBURN. I changed to CCS2.2 and recompiled it. Now it doesn't run properly whe...; maxcio DSP and ARM Processors

This week's highlights: [b][url=http://www.deyisupport.com/blog/b/msp430/archive/2016/05/20/ti-2016.aspx][b]TI launches Internet basketball at 2016 Maker Carnival[/b][/url][/b] [b][/b] [align=left]Are you planning to create ...; 橙色凯 TI Technology Forum

How to set the systick interrupt priority after the stm32 library is upgraded to 3.3.0: After the stm32 library was upgraded to 3.3.0, the original function NVIC_SystemHandlerPriorityConfig disappeared.This function is used to define the Cortex-M3 interrupt, and there is no corresponding...; maidi0018 stm32/stm8

74 series chip information: 74 series chip data inverter driver LS04 LS05 LS06 LS07 LS125 LS240 LS244 LS245 AND gate NAND gate LS00 LS08 LS10 LS11 LS20 LS21 LS27 LS30 LS38 OR gate NOR gate AND-NOR gate LS02 LS32 LS51 LS64 LS65 X...; rain MCU

Help with an analog circuit analysis: I am posting a circuit diagram of a power line carrier communication module based on ST7538.There are a few things I don't understand in the diagram, please help me!As shown in the figure:1. What is t...; 大能苗 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components