EEWORLDEEWORLDEEWORLD

Part Number

Search

530BC970M000DG

Description
LVDS Output Clock Oscillator, 970MHz Min, 1134MHz Max, 970MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530BC970M000DG Overview

LVDS Output Clock Oscillator, 970MHz Min, 1134MHz Max, 970MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BC970M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency1134 MHz
Minimum operating frequency970 MHz
Nominal operating frequency970 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Electronic design competition and the quality and ability training of college students
[i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i]Electronic Design Competition and the Cultivation of College Students' Quality and Ability The National College Students' Electronic De...
open82977352 Electronics Design Contest
Is the ATMega64 operating at 5V compatible with 3.3V pin levels?
Symbol Parameter Condition Minimum Typical Maximum Unit VIL Input low voltage except XTAL1 and RESET pins -0.5 0.2 VCC (1) V VIL1 Input low voltage XTAL1 pin, external clock -0.5 0.1 VCC (1) V VIL2 In...
蒋李 Microchip MCU
DSP principle and application download
:)...
伍恒兴 DSP and ARM Processors
The serial UART of DSP 5502 uses DMA to transfer data, 16 bytes at a time
[color=#555555][font="][size=14px]The serial port UART of DSP 5502 uses DMA to transfer data, 16 bytes at a time, and any bytes exceeding 16 bytes will be lost. Is there something wrong with my config...
光亮自在 DSP and ARM Processors
Variables are automatically cleared for no reason
Model PIC16F1782 Compilation environment MPLAB X IED + XC8 unsigned char regside = 0; In the main program, regside = 1 is set. When its value is judged in the interrupt, it becomes 0 for no reason. 1....
sgfwin Microchip MCU
How to design a third-order low-pass filter!!! Cut-off frequency 100khz...
How to design a third-order low-pass filter!!! Cut-off frequency 100khz......
xtld Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1658  2475  2478  243  281  34  50  5  6  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号