EEWORLDEEWORLDEEWORLD

Part Number

Search

2SC1446

Description
RF POWER TRANSISTOR
Categorysemiconductor    Discrete semiconductor   
File Size86KB,3 Pages
ManufacturerSAVANTIC
Websitehttp://www.svntc.com/
Download Datasheet Parametric Compare View All

2SC1446 Overview

RF POWER TRANSISTOR

2SC1446 Parametric

Parameter NameAttribute value
stateACTIVE
Transistor typeRF POWER
Inchange Semiconductor
Product Specification
Silicon NPN Power Transistors
2SC4880
DESCRIPTION
·With
TO-3PML package
·High
breakdown voltage
·High
speed switching
APPLICATIONS
·For
color TV display horizontal deflection
output applications
PINNING
PIN
1
2
3
Base
Collector
Fig.1 simplified outline (TO-3PML) and symbol
Emitter
DESCRIPTION
·
Absolute maximum ratings(T
a
=25
)
SYMBOL
V
CBO
V
CEO
V
EBO
I
C
P
C
T
j
T
stg
PARAMETER
Collector-base voltage
Collector-emitter voltage
Emitter-base voltage
Collector current
Collector power dissipation
Junction temperature
Storage temperature
T
C
=25℃
Open emitter
Open base
Open collector
CONDITIONS
VALUE
1700
900
5
12
100
150
-55~150
UNIT
V
V
V
A
W

2SC1446 Related Products

2SC1446
Description RF POWER TRANSISTOR
state ACTIVE
Transistor type RF POWER
430 stepper motor driver
[i=s]This post was last edited by paulhyde on 2014-9-15 03:54[/i] They are all debugged and work very well!...
muyilight Electronics Design Contest
How is the DSP's RF5 framework actually used?
Dear friends, I have never been exposed to dsp, and I came across the RF5 reference framework directly. My goal is to learn how to modify it to develop a program of my own. The theory is confusing, bu...
huj Embedded System
Share fpga information!!
Good information on fpga!...
尧之裔 FPGA/CPLD
The data of STM32 ADC is tampered when using DMA mode
During the recent test, it was found that the data read by STM32 ADC using DMA mode would appear as follows I started to suspect that it was high-frequency interference from external signals. After a ...
littleshrimp stm32/stm8
raw-os has been updated to version 1091
raw-os has been updated to version 1091. Please download it from the official website: http://www.raw-os.org/Download.html. For the revision history, please refer to: https://github.com/jorya/raw-os....
jorya_txj Embedded System
About PLL optimization
I use PLL to generate 6 divided clocks, but only one divided clock can be used at the same time. Quartus optimizes the other unused divided clocks and only routes one clock. Is there any way to preven...
zhenpeng25 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1229  2049  475  2623  685  25  42  10  53  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号