EEWORLDEEWORLDEEWORLD

Part Number

Search

530FA998M000DG

Description
LVDS Output Clock Oscillator, 998MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530FA998M000DG Overview

LVDS Output Clock Oscillator, 998MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA998M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency998 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I want a serial to Ethernet example? Can anyone send me one?
I am using TI's EK-LM3S6965-D, but I can't find the serial-to-Ethernet conversion routine. Does anyone have this routine? Can you send it to me? Thank you! QQ mailbox: [email]357781328@qq.com[/email]...
longxtianya Microcontroller MCU
TM4C serial port transmission failed
The code written according to the official routine uses serial port 2. If you don’t want to use interrupts to send and receive, use the sending function void UART2_init(void) { SysCtlPeripheralEnable(...
627933142 Microcontroller MCU
TI buck-boost supercapacitor charging solution
[i=s]This post was last edited by qwqwqw2088 on 2020-11-1 09:20[/i]Supercapacitors are becoming more and more popular in many applications due to their charging times, better transient performance, si...
qwqwqw2088 Analogue and Mixed Signal
EMCV transplantation problem, first time using DSP, don't quite understand
This is my first time using DSP, and I don't know much about it. I found a few tutorials on porting the EMCV library, and followed them. But when I tested it, the program got stuck when it reached cvC...
xiaoxx DSP and ARM Processors
The clutter of photovoltaic grid-connected power supply in 2009
[i=s] This post was last edited by paulhyde on 2014-9-15 03:22 [/i] After full-bridge drive, H-bridge inverter, LC filtering (4mh, capacitor 10uf), but it is always not filtered cleanly. The sine wave...
sliens Electronics Design Contest
FPGA controls the DSP power-on reset procedure.
module DSP_RST(input clk_25m, input RESETSTAT, //DSP reset status 0 means reset status 1 means working statusinput LOCKED, //Is the clock module normal? output ref LRESETNMIENz = 1'b0,//局部复位管脚 output ...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 824  1106  2061  1305  667  17  23  42  27  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号