EEWORLDEEWORLDEEWORLD

Part Number

Search

2SC4385

Description
Silicon NPN Power Transistors
File Size149KB,3 Pages
ManufacturerSAVANTIC
Websitehttp://www.svntc.com/
Download Datasheet View All

2SC4385 Overview

Silicon NPN Power Transistors

SavantIC Semiconductor
Product Specification
Silicon NPN Power Transistors
2SC4385
DESCRIPTION
·With TO-3PML package
·Complement to type 2SA1670
APPLICATIONS
·Audio and general purpose
PINNING
PIN
1
2
3
Base
Collector
Fig.1 simplified outline (TO-3PML) and symbol
Emitter
DESCRIPTION
Absolute maximum ratings(Ta=25 )
SYMBOL
V
CBO
V
CEO
V
EBO
I
C
I
B
P
C
T
j
T
stg
PARAMETER
Collector-base voltage
Collector-emitter voltage
Emitter-base voltage
Collector current
Base current
Collector power dissipation
Junction temperature
Storage temperature
T
C
=25
CONDITIONS
Open emitter
Open base
Open collector
VALUE
120
80
6
6
3
60
150
-55~150
UNIT
V
V
V
A
A
W
Write an essay and win more than just an oscilloscope! Write an essay for the Keysight Contest and win double the prizes!
[size=4][color=#ff0000][b]Submission time: [/b][/color] From now on - March 31, 2018 [color=#ff0000][b]Participation method: [/b][/color] Complete >> [url=https://home.eeworld.com.cn/home.php?mod=spac...
EEWORLD社区 Test/Measurement
EEWORLD University ---- Basic knowledge of DC-DC for beginners of power supply
Basic knowledge of DC-DC for beginners : https://training.eeworld.com.cn/course/284This course is the first lesson in the power supply series. It mainly explains the basic theoretical concepts, classi...
chenyy Power technology
DSP tms320vc33 timer timing time?
EXTCLK is connected to 11.0592M crystal oscillator. XIN is grounded. CLKMD0 and CLKMD1 are both connected to high level. Timer0.Period = 0x1d4c0; Timer0.Counter = 0x1d4c0; Timer0.Control = 0x3f2; How ...
haozi963 Embedded System
Please tell me the I2C bus speed
How much is the maximum speed that can be achieved when using the internal DCO to simulate the I2C bus using the MSP430's P port?...
kevin_lzk Microcontroller MCU
Verilog design of asynchronous fifo
The difficulty in designing fifo is to generate reliable FIFO read/write pointers and generate FIFO empty/full status flags...
zhaoxin19851985 FPGA/CPLD
Ask Xiang Yizhu: After using HSI, my 10B development board
It used to work well without any anomalies. After using internal HSI, USART1 first malfunctioned, and then J-LINK could not write programs, reporting errors such as: "Wrong AHB ID (15:3).Expected 0x04...
calvin83 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2168  100  2798  2275  1118  44  3  57  46  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号