EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR31BP620BFMR

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.000062uF, Surface Mount, 0805, CHIP
CategoryPassive components    capacitor   
File Size46KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR31BP620BFMR Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.000062uF, Surface Mount, 0805, CHIP

CDR31BP620BFMR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
package instructionCHIP
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000062 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.3 mm
JESD-609 codee4
length2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance1%
Rated (DC) voltage (URdc)100 V
GuidelineMIL-PRF-55681/7
size code0805
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfacePalladium/Silver (Pd/Ag)
Terminal shapeWRAPAROUND
width1.25 mm
Base Number Matches1
MIL-PRF-55681/Chips
Part Number Example
CDR31 thru CDR35
MILITARY DESIGNATION PER MIL-PRF-55681
Part Number Example
L
W
D
t
(example)
CDR31
BP
101
B
K
S
M
MIL Style
Voltage-temperature
Limits
T
Capacitance
Rated Voltage
Capacitance Tolerance
Termination Finish
Failure Rate
NOTE: Contact factory for availability of Termination and Tolerance Options for
Specific Part Numbers.
MIL Style:
CDR31, CDR32, CDR33, CDR34, CDR35
Voltage Temperature Limits:
BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with
rated voltage from -55°C to +125°C
BX = ±15% without voltage; +15 –25% with rated voltage
from -55°C to +125°C
Capacitance:
Two digit figures followed by multiplier
(number of zeros to be added) e.g., 101 = 100 pF
Rated Voltage:
A = 50V, B = 100V
Capacitance Tolerance:
B ± .10 pF, C ± .25 pF, D ± .5
pF, F ± 1%, J ± 5%, K ± 10%,
M ± 20%
Termination Finish:
M = Palladium Silver
N = Silver Nickel Gold
S = Solder-coated
Y = 100% Tin
U = Base Metallization/Barrier
Metal/Solder Coated*
W = Base Metallization/Barrier
Metal/Tinned (Tin or Tin/
Lead Alloy)
*Solder shall have a melting point of 200°C or less.
Failure Rate Level:
M = 1.0%, P = .1%, R = .01%,
S = .001%
Packaging:
Bulk is standard packaging. Tape and reel
per RS481 is available upon request.
CROSS REFERENCE: AVX/MIL-PRF-55681/CDR31 THRU CDR35
Per MIL-PRF-55681
(Metric Sizes)
CDR31
CDR32
CDR33
CDR34
CDR35
AVX
Style
0805
1206
1210
1812
1825
Length (L)
(mm)
2.00
3.20
3.20
4.50
4.50
Width (W)
(mm)
1.25
1.60
2.50
3.20
6.40
Thickness (T)
Max. (mm)
1.3
1.3
1.5
1.5
1.5
D
Min. (mm)
.50
Termination Band (t)
Max. (mm)
.70
.70
.70
.70
.70
Min. (mm)
.30
.30
.30
.30
.30
81
89c51 instructions MOV A, @R0 and MOV R0, #20H. Answer to the function of RRC A
Question 1. MOV A, @R0 According to the instruction set of 89C51, it means: If A=08H, the content of R0 address is 20H, then after executing MOV A, @R0, A=20H. Is the address of A 20H? Then is the con...
adingx Embedded System
Thoughts on TI's *Conference
[i=s]This post was last edited by Pinghu Qiuyue on 2014-12-6 15:12[/i] I attended a conference held by TI this time. I wanted to learn some new technologies or methods from others. However, it was ver...
平湖秋月 Microcontroller MCU
Just bought new goods
Sharing my newly purchased product…It’s pretty good when I first started using it…...
honghuled Automotive Electronics
Identify the resistance value of color ring resistors...
Identify the resistance value of color ring resistors. There are two ways to identify the resistance value of resistors: direct numbering and color ring method. You know the direct numbering method wi...
emaily Analog electronics
Amorphous silicon antifuse FPGA improves system reliability
Field Programmable Gate Array (FPGA) technology has been widely adopted by system designers because of the design flexibility it provides. Amorphous silicon antifuse FPGA technology is particularly us...
songbo FPGA/CPLD
2011 Lenovo Commercial Technology Forum will be held in Shenzhen
On November 1, 2011, Lenovo Group will hold the 2011 Lenovo Business Technology Development Forum in Shenzhen. This forum is the fourth Lenovo Business Technology Forum held by Lenovo. With the theme ...
fushuansang PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2202  908  785  218  1840  45  19  16  5  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号