3.0 Pin Description and Configuration ................................................................................................................................................ 13
4.0 Clocking, Resets, and Power Management .................................................................................................................................. 22
5.0 System Interrupts .......................................................................................................................................................................... 34
8.0 Host Bus Interface (HBI) ............................................................................................................................................................... 76
9.0 Host MAC ...................................................................................................................................................................................... 86
10.0 Serial Management ................................................................................................................................................................... 109
11.0 IEEE 1588 Hardware Time Stamp Unit .................................................................................................................................... 125
12.0 General Purpose Timer & Free-Running Clock ........................................................................................................................ 131
Appendix A: Data sheet Revision History ......................................................................................................................................... 304
The Microchip Web Site .................................................................................................................................................................... 306
Customer Change Notification Service ............................................................................................................................................. 306
Customer Support ............................................................................................................................................................................. 306
Product Identification System ........................................................................................................................................................... 307
2008-2016 Microchip Technology Inc.
DS00002287A
-page 3
LAN9312
1.0
1.1
100BT
ADC
ALR
BLW
BM
BPDU
Byte
CSMA/CD
CSR
CTR
DA
DWORD
EPC
FCS
FIFO
FSM
GPIO
HBI
HBIC
Host
IGMP
Inbound
Level-Triggered Sticky Bit
PREFACE
General Terms
100BASE-T (100Mbps Fast Ethernet, IEEE 802.3u)
Analog-to-Digital Converter
Address Logic Resolution
Baseline Wander
Buffer Manager - Part of the switch fabric
Bridge Protocol Data Unit - Messages which carry the Spanning Tree
Protocol information
8-bits
Carrier Sense Multiple Access / Collision Detect
Control and Status Registers
Counter
Destination Address
32-bits
EEPROM Controller
Frame Check Sequence - The extra checksum characters added to the end
of an Ethernet frame, used for error detection and correction.
First In First Out buffer
Finite State Machine
General Purpose I/O
Host Bus Interface. The physical bus connecting the LAN9312 to the host.
Also referred to as the Host Bus.
Host Bus Interface Controller. The hardware module that interfaces the
LAN9312 to the HBI.
External system (Includes processor, application software, etc.)
Internet Group Management Protocol
Refers to data input to the LAN9312 from the host
This type of status bit is set whenever the condition that it represents is
asserted. The bit remains set until the condition is no longer true, and the
status bit is cleared by writing a zero.
Least Significant Bit
Least Significant Byte
Medium Dependant Interface
Media Independent Interface with Crossover
Media Independent Interface
Media Independent Interface Management
MAC Interface Layer
Multi-Level Transmission Encoding (3-Levels). A tri-level encoding method
where a change in the logic level represents a code bit “1” and the logic
output remaining at the same level represents a code bit “0”.
Most Significant Bit
Most Significant Byte
Non Return to Zero Inverted. This encoding method inverts the signal for a
“1” and leaves the signal unchanged for a “0”
Not Applicable
No Connect
Organizationally Unique Identifier
lsb
LSB
MDI
MDIX
MII
MIIM
MIL
MLT-3
msb
MSB
NRZI
N/A
NC
OUI
DS00002287A
-page 4
2008-2016 Microchip Technology Inc.
LAN9312
Outbound
PIO cycle
PISO
PLL
PTP
RESERVED
Refers to data output from the LAN9312 to the host
Program I/O cycle. An SRAM-like read or write cycle on the HBI.
Parallel In Serial Out
Phase Locked Loop
Precision Time Protocol
Refers to a reserved bit field or address. Unless otherwise noted, reserved
bits must always be zero for write operations. Unless otherwise noted, values
are not guaranteed when reading reserved bits. Unless otherwise noted, do
not read or write to reserved addresses.
Real-Time Clock
Source Address
Start of Frame Delimiter - The 8-bit value indicating the end of the preamble
of an Ethernet frame.
Serial In Parallel Out
Serial Management Interface
Signal Quality Error (also known as “heartbeat”)
Start of Stream Delimiter
User Datagram Protocol - A connectionless protocol run on top of IP
networks
Universally Unique IDentifier
16-bits
RTC
SA
SFD
SIPO
SMI
SQE
SSD
UDP
UUID
WORD
1.2
Buffer Types
Table 1-1
describes the pin buffer type notation used in
Section 3.0, "Pin Description and Configuration," on page 13
and throughout this document.
TABLE 1-1:
Buffer Type
IS
O8
OD8
O12
OD12
PU
BUFFER TYPES
Description
Schmitt-triggered Input
Output with 8mA sink and 8mA source
Open-drain output with 8mA sink
Output with 12mA sink and 12mA source
Open-drain output with 12mA sink
50uA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-
ups are always enabled.
Note:
Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on
internal resistors to drive signals external to the LAN9312. When connected to a
load that must be pulled high, an external resistor must be added.
PD
50uA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-
downs are always enabled.
Note:
Internal pull-down resistors prevent unconnected inputs from floating. Do not rely
on internal resistors to drive signals external to the LAN9312. When connected to
a load that must be pulled low, an external resistor must be added.
Award-winning live broadcast: Application of Weidmuller products in the semiconductor industry is in progress!Click here to enter the live broadcastLive broadcast time: 14:00-15:30, Wednesday, August ...
Because I just started learning, there are many things that I don't know. Now I am asked to use MSP430 timer A to output three PWM waves. I used interrupts to achieve this before, but now I am require...
When designing equal-length lines in Altium, if there are vias, because the lengths of the vias to different layers are different, will the via lengths be automatically added to the equal-length calcu...
What is the difference between edge triggering (rising edge, falling edge) and level triggering (high level and low level) in digital circuits? Why do some have to use edge triggering and some have to...
When adding components to protel99se while making schematics, it always fails to add them and displays "File is not recognized". I searched online and everyone said that this software is not suitable ...
I have a S3c6410 development board. If you are interested, you can contact me on QQ 941012879. There is a Taobao link, which is exactly the same as this board [url]http://item.taobao.com/item.htm?spm=...
The TIA Portal software's shift instructions shift the contents of an accumulator bit by bit to the left or right. The number of bits shifted is determined by N. A left shift of N bits multiplies t...[Details]
On August 25th, Apple's expansion in India encountered new troubles. According to Bloomberg, Foxconn Technology Group has recalled approximately 300 Chinese engineers from India, further hindering ...[Details]
For healthcare professionals, accurate diagnosis and treatment are crucial for a clear picture of a person's health. However, healthcare professionals often rely on tests at medical facilities, cli...[Details]
Gross profit margin jumped from 13.6% in the first half of last year to 25.9%, almost doubling year-on-year.
On August 21, RoboSense released its interim performance report, in which the...[Details]
On August 22, South Korean media Nate reported on the 20th local time that Samsung Electronics is introducing Hyper Cell technology into its most advanced 2nm process technology, striving to improv...[Details]
Industrial computers with GPUs leverage powerful parallel processing to build deep learning models to analyze and respond to optical inputs. The systems develop an understanding of visual data to i...[Details]
PowiGaN achieves 95% efficiency at both light and full loads, meeting critical operational and safety requirements.
DARWIN, Australia and SAN JOSE, Calif.,
August 22, 2025 – Powe...[Details]
Batteries, at the core of new energy vehicles, are crucial to vehicle performance and range. Existing automotive batteries are categorized into lead-acid and lithium batteries. Currently, new energ...[Details]
With the gradual popularization of new energy vehicles in recent years, more and more people have been able to access and purchase electric vehicles. The structure of electric vehicles is composed ...[Details]
introduction
The rapid development of science and technology has enabled mankind to quickly move from the Internet era to the big data era. As a result, the amount of data generated by people ...[Details]
A new multi-layer diffractive optical processor can block images in one direction while allowing images in another direction to pass through.
Researchers at the University of California,...[Details]
Keysight Technologies reported strong third-quarter results, with revenue and earnings per share exceeding expectations and steady order growth. The company, driven by strong growth across multiple...[Details]
This article uses the Allwinner T507 quad-core automotive-grade processor as the development board. This article explains how to configure Ethernet for the T507 development board. Other boards may ...[Details]
In the wave of electrification and intelligence in the automotive industry, the E/E architecture is transitioning from distributed to domain control and then to regional architecture.
Th...[Details]
• Standard message
1: Speed control
• Standard Telegram
2: Speed Control
• Standard Telegram
3: Speed/Position Control (used when the 1200 is configured as a TO)
...[Details]
Integrated technical exchanges
京公网安备 11010802033920号
EEWORLD
