EN25F05 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > EN25F05

Preview

EN25F05: Description512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector; File Size426KB，31 Pages; ManufacturerEon; Websitehttp://www.essi.com.tw/

Download Datasheet Compare View All

EN25F05 Overview

512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector

Preview

Download Datasheet

View All

EN25F05

512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector

FEATURES

•

Single power supply operation

- Full voltage range: 2.7-3.6 volt

•

512 Kbit Serial Flash

- 512 K -bit/ 64 K-byte/ 256 pages

- 256 bytes per programmable page

•

High performance

- 100MHz clock rate

•

Low power consumption

- 5 mA typical active current

- 1

μA

typical power down current

•

Uniform Sector Architecture:

16 sectors of 4-Kbyte

2 blocks of 32-Kbyte

Any sector or block can be

erased individually

•

Software and Hardware Write Protection:

- Write Protect all or portion of memory via

software

- Enable/Disable protection with WP# pin

•

High performance program/erase speed

Page program time: 1.5ms typical

Sector erase time: 150ms typical

Block erase time 800ms typical

Chip erase time: 1 Seconds typical

•

Lockable 256 byte OTP security sector

•

Minimum 100K endurance cycle

•

Package Options

8 pins SOP 150mil body width

8 contact VDFN

All Pb-free packages are RoHS compliant

•

Industrial temperature Range

GENERAL DESCRIPTION

The EN25F05 is a 512K-bit (64K-byte) Serial Flash memory, with advanced write protection

mechanisms, accessed by a high speed SPI-compatible bus. The memory can be programmed 1 to

256 bytes at a time, using the Page Program instruction.

The EN25F05 is designed to allow either single Sector at a time or full chip erase operation. The

EN25F05 can be configured to protect part of the memory as the software protected mode. The

device can sustain a minimum of 100K program/erase cycles on each sector.

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. B, Issue Date: 2008/06/23

EN25F05

SIGNAL DESCRIPTION

Serial Data Input (DI)

The SPI Serial Data Input (DI) pin provides a means for instructions, addresses and data to be

serially written to (shifted into) the device. Data is latched on the rising edge of the Serial Clock (CLK)

input pin.

Serial Data Output (DO)

The SPI Serial Data Output (DO) pin provides a means for data and status to be serially read from

(shifted out of) the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin.

Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See

SPI Mode")

Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device

is deselected and the Serial Data Output (DO) pin is at high impedance. When deselected, the

devices power consumption will be at standby levels unless an internal erase, program or status

consumption will increase to active levels and instructions can be written to and data read from the

device. After power-up, CS# must transition from high to low before a new instruction will be

accepted.

Hold (HOLD#)

The HOLD pin allows the device to be paused while it is actively selected. When HOLD is brought

low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will

be ignored (don’t care). The hold function can be useful when multiple devices are sharing the same

SPI signals.

Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in

conjunction with the Status Register’s Block Protect (BP0, BP1 and BP2) bits and Status Register

Protect (SRP) bits, a portion or the entire memory array can be hardware protected.

Table 1. PIN Names

Symbol

CLK

CS#

WP#

HOLD#

Vcc

Vss

Pin Name

Serial Clock Input

Serial Data Input

Serial Data Output

Chip Enable

Write Protect

Hold Input

Supply Voltage (2.7-3.6V)

Ground

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. B, Issue Date: 2008/06/23

EN25F05

Figure 3. SPI Modes

Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte,

and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the

internal Program cycle (of duration tPP).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be pro-

grammed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on

the same page of memory.

Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied,

the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a

time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE)

instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an

internal Erase cycle (of duration tSE tBE or tCE). The Erase instruction must be preceded by a Write

Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE

or CE ) can be achieved by not waiting for the worst case delay (tW, tPP, tSE, tBE or tCE). The

Write In Progress (WIP) bit is provided in the Status Register so that the application program can

monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle

is complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip

Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all

internal cycles have completed (Program, Erase, Write Status Register). The device then goes into

the Stand-by Power mode. The device consumption drops to I

CC1

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down

Mode (DP) instruction) is executed. The device consumption drops further to I

CC2

. The device re-

mains in this mode until another specific instruction (the Release from Deep Power-down Mode and

Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be

used as an extra software protection mechanism, when the device is not in active use, to protect the

device from inadvertent Write, Program or Erase instructions.

Status Register.

The Status Register contains a number of status and control bits that can be read

or set (as appropriate) by specific instructions.

WIP bit.

The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. B, Issue Date: 2008/06/23

EN25F05 Related Products

	EN25F05	EN25F05-100VI	EN25F05-100GI	EN25F05-75GI
Description	512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector	512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector	512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector	512 Kbit Serial Flash Memory with 4Kbytes Uniform Sector

Recommended Resources

Household multi-channel infrared remote control circuit b

Thyristor controlled forward starting circuit

Timing flash circuit driven by field effect transistor

Touch delay light switch circuit (6)

Light-controlled road construction warning circuit

Photodiode circuit in silicon controlled variable frequency synchronous starter

OpenCL related information sharing: ...; chenzhufly FPGA/CPLD

Problems encountered when using AT commands to implement modem dial-up connection: I am using TM-IP5600 modem and can dial successfully with the dial-up software provided by the system. Now I want to dial ATDT996169 through AT command and then get the result CONNECT 28800 V42bis ***...; amork2007 Embedded System

AC Amplifier with Digital Gain and Bandwidth Control: AC Amplifier with Digital Gain and Bandwidth ControlHC360.com March 21, 2005 14:58In low-noise analog circuits, high-gain amplifiers are used at the input to improve the signal-to-noise ratio (SNR). T...; fighting Analog electronics

Newbies, please help, seniors: I am designing a single-chip microcomputer to receive Bluetooth signals and control the on/off and dimming of LED lights. Timer 0 is used to generate PWM waves, and the serial port interrupt is used t...; utf 51mcu

About reactive power——Let you know more: In an AC circuit, there are two types of electrical power supplied to the load by the power supply; one is active power and the other is reactive power. Active power is the electrical power required t...; 小猪 Power technology

I'm a newbie. I don't understand. I'm asking for help on the problem I encountered when making a spi receiving module in Verilog.: I'm a newbie and just started learning Verilog. I'm working on a SPI receiving module. I encountered a problem during the testing phase. I don't know how to use simulation to verify the received signa...; tzwilson98 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components